blob: 410fac91a339ac81ce102e0fafe4280729194895 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
|
[View]
Entity=
Architecture=
TopLevelType=
[file:.\src\usbrx\toplevel\usbrx_toplevel.vhd]
Enabled=1
[file:.\src\usbrx\toplevel\usbrx_clkgen.vhd]
Enabled=1
[file:.\src\mt_toolbox\mt_toolbox.vhd]
Enabled=1
[file:.\src\usbrx\toplevel\usbrx_spi.vhd]
Enabled=1
[file:.\src\usbrx\toplevel\usbrx_regbank.vhd]
Enabled=1
[file:.\src\testbench\tb_usbrx.vhd]
Enabled=1
VerilogLanguage=7
LIB=
[file:.\src\usbrx\toplevel\usbrx_pwm.vhd]
Enabled=1
[file:.\src\mt_filter\mt_filter.vhd]
Enabled=1
[file:.\src\usbrx\filter\usbrx_halfband.vhd]
Enabled=1
[file:.\src\usbrx\datapath\usbrx_decimate.vhd]
Enabled=1
[file:.\src\usbrx\datapath\usbrx_ad7357.vhd]
Enabled=1
[file:.\src\usbrx\datapath\usbrx_ssc.vhd]
Enabled=1
[file:.\src\usbrx\usbrx.vhd]
Enabled=1
[file:.\src\usbrx\datapath\usbrx_offset.vhd]
Enabled=1
[file:.\src\mt_filter\mt_fil_storage_slow.vhd]
Enabled=1
[file:.\src\mt_filter\mt_fil_mac_slow.vhd]
Enabled=1
[file:.\src\mt_filter\mt_fir_symmetric_slow.vhd]
Enabled=1
[file:.\src\mt_toolbox\mt_clktools.vhd]
Enabled=1
[file:.\src\testbench\tb_filter.vhd]
LIB=
Enabled=1
VerilogLanguage=7
|
