aboutsummaryrefslogtreecommitdiffstats
path: root/target-i386/translate.c
AgeCommit message (Expand)AuthorFilesLines
2009-05-13Replace gcc variadic macro extension with C99 versionBlue Swirl1-2/+2
2009-04-05Add new command line option -singlestep for tcg single stepping.aurel321-0/+5
2009-04-02Immediate versions of ro[lr]malc1-1/+83
2009-03-13target-i386: use the new bswap* TCG opsaurel321-13/+3
2009-03-13tcg: rename bswap_i32/i64 functionsaurel321-3/+3
2009-01-15global s/loglevel & X/qemu_loglevel_mask(X)/ (Eduardo Habkost)aliguori1-3/+3
2009-01-15Convert references to logfile/loglevel to use qemu_log*() macrosaliguori1-10/+8
2009-01-04Update FSF address in GPL/LGPL boilerplateaurel321-1/+1
2008-12-13Fix smsw for x86_64 guest and bigendian host casemalc1-0/+4
2008-12-10target-i386: Fix jmp im on x86_64 when executing 32-bit codeaurel321-0/+2
2008-12-07target-i386: fix CVE-2007-1322aurel321-0/+2
2008-11-25Use sys-queue.h for break/watchpoint managment (Jan Kiszka)aliguori1-2/+2
2008-11-18Refactor and enhance break/watchpoint API (Jan Kiszka)aliguori1-3/+4
2008-11-17TCG variable type checking.pbrook1-513/+502
2008-10-04Fix crc32w decoding, fix a constant width in blendvpd.balrog1-4/+3
2008-10-04x86 "popcnt" affects flags.balrog1-0/+2
2008-10-04Implement SSE4.1, SSE4.2 (x86).balrog1-31/+300
2008-10-01x86 pextrw destination operand can be r64.balrog1-1/+2
2008-09-25SYSENTER/SYSEXIT IA-32e implementation (Alexander Graf).balrog1-3/+5
2008-09-25Implement x86 SSSE3 instructions.balrog1-2/+107
2008-07-18Small cleanup of gen_intermediate_code(_internal), by Laurent Desnogues.ths1-8/+7
2008-07-07fix cvtsq2s[sd] (Juergen Lock)bellard1-2/+6
2008-07-05Re-add static qualifier. Fix annother occurance of "const static".pbrook1-1/+1
2008-06-30Fix rdtsc instruction counting.pbrook1-0/+6
2008-06-29Add instruction counter.pbrook1-4/+61
2008-06-18HLT, MWAIT and MONITOR insn fixes (initial patch by Alexander Graf)bellard1-4/+6
2008-06-06undocumented 0x82 opcode is invalid in 64 bit codebellard1-1/+3
2008-06-04fixed exceptions for cpuid and invlpgbellard1-0/+6
2008-06-04reworked SVM interrupt handling logic - fixed vmrun EIP saved value - reworke...bellard1-4/+5
2008-06-0432 bit SVM fixes - INVLPG and INVLPGA updatesbellard1-4/+8
2008-05-28SVM reworkbellard1-137/+101
2008-05-25fixed x86_64 regressionbellard1-4/+4
2008-05-25transformed TN into temporaries - add local temporaries usage when needed - o...bellard1-215/+253
2008-05-24Fix ARM conditional branch bug.pbrook1-28/+25
2008-05-22use debug_insn_start to have nicer debug tracesbellard1-5/+2
2008-05-22proper helper definition registering (all targets must do that)bellard1-0/+5
2008-05-22optimization of shifts by a constantbellard1-4/+68
2008-05-22lahf/sahf cpuid testbellard1-2/+4
2008-05-22cmpxchg8b fix - added cmpxchg16bbellard1-5/+20
2008-05-22cmpxchg 64 bit fixbellard1-4/+10
2008-05-21converted conditional jumps, SET and CMOVx to TCGbellard1-392/+421
2008-05-21converted env access to TCGbellard1-32/+32
2008-05-21convert eflags manipulation insns to TCGbellard1-13/+29
2008-05-21convert remaining segment handling to TCGbellard1-9/+36
2008-05-21converted LSL/LAR/VERW/VERR to TCG - force 16 bit memory access for LSL/LARbellard1-17/+23
2008-05-21suppressed no longer used opsbellard1-6/+0
2008-05-21converted INTO/CMPXCHG8B to TCGbellard1-2/+2
2008-05-21converted BCD ops to TCGbellard1-6/+6
2008-05-21converted MUL/IMUL to TCGbellard1-11/+129
2008-05-18converted string OPs and LOOP insns to TCGbellard1-192/+147