index
:
osmocom-bb
fixeria/burst_ind
fixeria/burst_ind_gprs
fixeria/csd
fixeria/csd_demo
fixeria/gprs
fixeria/grgsm_hack
fixeria/l1ctl_nego
fixeria/l1ctl_sap
fixeria/l1gprs
fixeria/l1gprs_hack
fixeria/mncc
fixeria/multi-imsi
fixeria/research
fixeria/trx
jolly/asci
jolly/emi
jolly/handover
jolly/menu
jolly/testing
jolly/ui
jolly/useruser
laforge/baudrate
laforge/burst_ind
laforge/burst_ind_rebase
laforge/csd_decode
laforge/early-cm
laforge/jolly_handover_rebased
laforge/lib-update
laforge/mobile_event
laforge/neigh_sb
laforge/ournode-vty
laforge/remove-libosmocore
laforge/virt-voice
laforge/virtphy-gprs
luca/catcher
luca/gsmmap
luca/libosmosim
master
mawais/ho
neels/voice
nion/sap
osmith/virt-voice
osmith/wip
pespin/dtr-rst
pespin/master
pespin/no-exit
pespin/packet-access-procedure
pespin/test-attach
pespin/test-tun
prom/dietlibc
prom/simaccess
steve-m/burst_mcsi
steve-m/mtk_hack
steve-m/trx_rebased
sylvain/burst_ind
sylvain/ms-sdr
sylvain/testing
zecke/rxqual-full
zecke/work-with-nitb
OsmocomBB MS-side GSM Protocol stack (L1, L2, L3) including firmware
Harald Welte
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
host
/
trxcon
/
sched_prim.c
Age
Commit message (
Expand
)
Author
Files
Lines
2018-09-28
trxcon/scheduler: fix Measurement Reporting on SACCH
Vadim Yanitskiy
1
-13
/
+197
2018-09-28
trxcon/sched_prim.c: drop redundant tn validation
Vadim Yanitskiy
1
-4
/
+0
2018-09-28
trxcon/scheduler: pass talloc ctx directly to sched_prim_init()
Vadim Yanitskiy
1
-5
/
+4
2018-09-28
trxcon/scheduler: pass lchan state to sched_prim_dequeue()
Vadim Yanitskiy
1
-5
/
+5
2018-09-16
trxcon/scheduler: introduce TCH/H TDMA frame mapping helpres
Vadim Yanitskiy
1
-16
/
+3
2018-08-15
trxcon/scheduler: get rid of useless lchan->rsl_mode
Vadim Yanitskiy
1
-1
/
+0
2018-08-15
trxcon/scheduler: pass lchan to sched_bad_frame_ind()
Vadim Yanitskiy
1
-6
/
+2
2018-08-14
trxcon/sched_prim.c: properly handle both TCH/H and FACCH/H prims
Vadim Yanitskiy
1
-4
/
+84
2018-08-14
trxcon/sched_prim.c: refactor prim dequeuing logic
Vadim Yanitskiy
1
-55
/
+83
2018-04-15
trxcon: Prefix SACCH fill frame with L1 header
Harald Welte
1
-2
/
+12
2018-03-22
trxcon/sched_prim.c: fix: correct the first padding byte
Vadim Yanitskiy
1
-8
/
+9
2018-03-11
trxcon/scheduler: transmit dummy frames on CBTX lchans
Vadim Yanitskiy
1
-0
/
+89
2018-01-05
trxcon/scheduler: share chan / prim identification helpers
Vadim Yanitskiy
1
-9
/
+0
2018-01-04
trxcon/scheduler: FIX: return NULL from TCH dequeue function
Vadim Yanitskiy
1
-6
/
+6
2017-12-18
trxcon/scheduler: prioritize FACCH correctly
Vadim Yanitskiy
1
-35
/
+43
2017-12-18
trxcon/scheduler: move prim management outside lchan handlers
Vadim Yanitskiy
1
-7
/
+51
2017-12-18
trxcon/scheduler: separate primitive management code
Vadim Yanitskiy
1
-0
/
+199