aboutsummaryrefslogtreecommitdiffstats
path: root/clock-generator
AgeCommit message (Collapse)AuthorFilesLines
2019-01-28clock-gen: Add BOM information + PDF exports of schematicsHarald Welte5-298/+3653
2019-01-27clock-gen: Update gpio spreadsheet with all assignmentsHarald Welte1-30/+73
The assignments have been chosen to be nearly identical to the SAMD11-XPRO board.
2019-01-27clock-gen: Minor changes; final version as orderedHarald Welte2-40/+52
* move DC jack to extend beyond PCB edge into front panel * harmonize component variants (10n only 0402, 4.7u only 0805) * add "sysmocom" as manufacturer name (WEEE requirement)
2019-01-27clock-gen: Cosmetic changesHarald Welte2-1118/+1177
2019-01-27clock-gen: finish routing of PCB layoutHarald Welte4-442/+1596
2019-01-26clock-gen: Connect EEPROM WP to GND to disable write-protectHarald Welte2-0/+6
2019-01-26clock-gen: Add SPI; UEXT header; mounting holes; do layout/routingHarald Welte3-177/+1042
2019-01-23clock-generator: Most of the layoutHarald Welte2-2093/+2770
Traces are intended for dual-layer 1mm FR4 PCB with 35um copper.
2019-01-23clock-generator: More schematics work; initial placement/groupingHarald Welte2-0/+2366
* add I2C EEPROM * start board design file * group parts to their respective "main part" * define TC-2030 pinout
2019-01-21clock-generator: More work on schematics (USB, UART, ESD)Harald Welte1-57/+868
2019-01-16initial check-in of upcoming clock-generator boardHarald Welte9-0/+114422