fpga/hw-v2/usbrx_vhdl.aws


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15

[Version]
Version=8.3
[Designs]
usbrx_vhdl=.\usbrx_vhdl.adf
[Settings]
Active=usbrx_vhdl
[Browser]
sort=type
mode=none
[Order]
order=1
macro=
[Expand]
usbrx_vhdl=1
timingsim=0