aboutsummaryrefslogtreecommitdiffstats
path: root/bts
AgeCommit message (Expand)AuthorFilesLines
2018-05-23Print more self-explanatory error message on bind/connect failuresHarald Welte1-0/+8
2018-05-14expected results: pass BTS_Test.TC_rll_rel_reqNeels Hofmeyr1-4/+2
2018-05-10update expected resultsHarald Welte1-24/+25
2018-05-10bts: Fix TC_rll_rel_req()Harald Welte1-1/+1
2018-05-10bts: ciphering testsHarald Welte1-12/+251
2018-05-09bts (RLL): DCCH/SAPI0 LAPDm without contention resolution is legalHarald Welte1-3/+3
2018-05-09bts: fix TC_dyn_osmo_pdch_double_actNeels Hofmeyr1-1/+3
2018-05-09bts: fix TC_dyn_osmo_pdch_unsol_deactNeels Hofmeyr1-4/+3
2018-05-09add bts/expected-results.xmlNeels Hofmeyr1-0/+91
2018-05-09bts: Add RLL testsHarald Welte1-3/+450
2018-04-18LAPDm: Re-structure: Merge Frame type A+B which are really the sameHarald Welte1-4/+4
2018-04-15bts: Reduce threshold for BTS_Tests.TC_paging_tmsi_200percentHarald Welte1-1/+1
2018-04-15bts: Fix SI13 related scheduling testsHarald Welte1-2/+2
2018-04-05bts: Add first tests about IPA style dynamic PDCHHarald Welte1-1/+181
2018-04-05bts: Add first five dynamic PDCH testsHarald Welte1-1/+193
2018-04-04BTS_Tests: Prepare for ConnHdlr with PCU socket accessHarald Welte1-11/+23
2018-04-03bts: enable CTRL interface testsNeels Hofmeyr1-0/+5
2018-04-02bts: new f_rsl_transceive_ret(): like f_rsl_transceive() with return valueHarald Welte1-4/+13
2018-03-17bts: Add TC_sacch_multi_chgHarald Welte1-0/+72
2018-03-17bts: Add TC_sacch_multi to test for scheduling of multiple SI on SACCHHarald Welte1-1/+46
2018-03-16ignore results of .ttcnpp filesNeels Hofmeyr1-0/+2
2018-03-16fix gen_links.sh: don't include source dir as link targetNeels Hofmeyr1-8/+1
2018-03-13bts: Verify the PCU protocol interface versionHarald Welte1-5/+6
2018-03-13remove *.default from [EXECUTE] in *.default filesHarald Welte1-1/+0
2018-03-12bts: Add TC_sacch_info_mod and TC_sacch_fillingHarald Welte1-0/+105
2018-03-12bts: Add f_rsl_transceive() flag to ignore all unrelated messagesHarald Welte1-6/+8
2018-03-12bts: Add TC_deact_sacch()Harald Welte1-0/+91
2018-03-12bts: Add f_shutdown() for clean shutdown; use it from testsHarald Welte1-4/+35
2018-03-12bts: Send DM_REL_REQ to L1 when closing logical channelHarald Welte1-0/+1
2018-03-12bts: f_rsl_transceive: Add altsteps for sacch/facch/meas_repHarald Welte1-0/+3
2018-03-12bts: Make f_TC_meas_res_periodic work with real BTSHarald Welte1-5/+10
2018-03-12bts: Ignore first MEAS REP as it often contains bogus valuesHarald Welte1-2/+12
2018-03-12bts: Introduce RxLev/RxQual tolerance valuesHarald Welte1-4/+43
2018-03-12bts: Make PCU and TRXC sockets optionalHarald Welte1-4/+13
2018-03-12bts: Align default SI contents with what we see from OsmoBSCHarald Welte1-5/+5
2018-03-12BTS_Tests: Access Control Classes are invertedHarald Welte1-1/+1
2018-03-12L1CTL/bts: Fix tons of compiler warnings by splitting rx+tx templatesHarald Welte1-19/+22
2018-03-12bts: Add test for SI1 schedulingHarald Welte1-2/+9
2018-03-12BTS_Tests: Fix SI L2 pseudo-length and rest octetsHarald Welte1-7/+7
2018-03-05bts/BTS_Tests.ttcn: update TC_rach_max_ta test caseVadim Yanitskiy1-1/+3
2018-03-02bts: f_validate_si_scheduling(): Print correct TC valueHarald Welte1-1/+1
2018-03-02f_rach_toffs: Print toffs256 value in verdict when failingHarald Welte1-1/+1
2018-03-01bts: ensure fake_trx BB CTRL IP is used from main componentHarald Welte1-2/+2
2018-03-01bts: Make IP address of fake_trx BB CTRL port configurableHarald Welte1-2/+3
2018-02-28bts: Update towards most recent "laforge/trx" branchHarald Welte1-5/+5
2018-02-28bts: Add PCU Interface testcasesHarald Welte3-0/+419
2018-02-28bts: Fix bugs in RACH Tests (timer not started, wrong CS/PS function)Harald Welte1-3/+3
2018-02-27bts: Add test for high-resulotion timing offset / TOA256Harald Welte1-0/+20
2018-02-27bts: Add TELNET/VTY module so we can interact with BTS VTYHarald Welte4-4/+19
2018-02-27bts: Instruct trxcon for TA=2 at every testcase startHarald Welte1-1/+4
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-11 07:46:09 +0000