From e179a32048ef2fbe6aabe602e850af609c32b0f7 Mon Sep 17 00:00:00 2001
From: Harald Welte <laforge@gnumonks.org>
Date: Sat, 26 Apr 2014 09:37:22 +0200
Subject: add PCB design of mini-UICC (original and reverse) adapters

---
 hardware/mini-UICC-reverse/mini-UICC-reverse.pcb   | 904 +++++++++++++++++++++
 .../mini-UICC-reverse.stiffeners.gbr               |  26 +
 .../mini-UICC-reverse/mini-UICC-reverse.top.gbr    |  73 ++
 .../mini-UICC-reverse.topmask.gbr                  |  26 +
 .../mini-UICC-reverse.toppaste.gbr                 |  26 +
 .../mini-UICC-reverse.topsilk.gbr                  |  26 +
 hardware/mini-UICC/mini-UICC.outline.gbr           |  23 +
 hardware/mini-UICC/mini-UICC.stiffener.gbr         |  27 +
 hardware/mini-UICC/mini-UICC.top.gbr               |  95 +++
 hardware/mini-UICC/mini-UICC.topmask.gbr           |  26 +
 10 files changed, 1252 insertions(+)
 create mode 100644 hardware/mini-UICC-reverse/mini-UICC-reverse.pcb
 create mode 100644 hardware/mini-UICC-reverse/mini-UICC-reverse.stiffeners.gbr
 create mode 100644 hardware/mini-UICC-reverse/mini-UICC-reverse.top.gbr
 create mode 100644 hardware/mini-UICC-reverse/mini-UICC-reverse.topmask.gbr
 create mode 100644 hardware/mini-UICC-reverse/mini-UICC-reverse.toppaste.gbr
 create mode 100644 hardware/mini-UICC-reverse/mini-UICC-reverse.topsilk.gbr
 create mode 100644 hardware/mini-UICC/mini-UICC.outline.gbr
 create mode 100644 hardware/mini-UICC/mini-UICC.stiffener.gbr
 create mode 100644 hardware/mini-UICC/mini-UICC.top.gbr
 create mode 100644 hardware/mini-UICC/mini-UICC.topmask.gbr

diff --git a/hardware/mini-UICC-reverse/mini-UICC-reverse.pcb b/hardware/mini-UICC-reverse/mini-UICC-reverse.pcb
new file mode 100644
index 0000000..48e8e75
--- /dev/null
+++ b/hardware/mini-UICC-reverse/mini-UICC-reverse.pcb
@@ -0,0 +1,904 @@
+# release: pcb 20110918
+
+# To read pcb files, the pcb version (or the git source date) must be >= the file version
+FileVersion[20070407]
+
+PCB["" 787402 500000]
+
+Grid[984.3 610 248 1]
+Cursor[154154 29776 0.000000]
+PolyArea[3100.006200]
+Thermal[0.500000]
+DRC[1000 1000 1000 1000 1500 1000]
+Flags("showdrc,nameonpcb,clearnew,snappin")
+Groups("1,c:2,s:3")
+Styles["Signal,1969,3600,2000,1000:Power,2953,6000,3500,1000:Fat,8661,6000,3500,1000:Skinny,787,2402,1181,600"]
+
+Symbol[' ' 1800]
+(
+)
+Symbol['!' 1200]
+(
+	SymbolLine[0 4500 0 5000 800]
+	SymbolLine[0 1000 0 3500 800]
+)
+Symbol['"' 1200]
+(
+	SymbolLine[0 1000 0 2000 800]
+	SymbolLine[1000 1000 1000 2000 800]
+)
+Symbol['#' 1200]
+(
+	SymbolLine[0 3500 2000 3500 800]
+	SymbolLine[0 2500 2000 2500 800]
+	SymbolLine[1500 2000 1500 4000 800]
+	SymbolLine[500 2000 500 4000 800]
+)
+Symbol['$' 1200]
+(
+	SymbolLine[1500 1500 2000 2000 800]
+	SymbolLine[500 1500 1500 1500 800]
+	SymbolLine[0 2000 500 1500 800]
+	SymbolLine[0 2000 0 2500 800]
+	SymbolLine[0 2500 500 3000 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 2000 4000 800]
+	SymbolLine[1500 4500 2000 4000 800]
+	SymbolLine[500 4500 1500 4500 800]
+	SymbolLine[0 4000 500 4500 800]
+	SymbolLine[1000 1000 1000 5000 800]
+)
+Symbol['%' 1200]
+(
+	SymbolLine[0 1500 0 2000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1000 1000 800]
+	SymbolLine[1000 1000 1500 1500 800]
+	SymbolLine[1500 1500 1500 2000 800]
+	SymbolLine[1000 2500 1500 2000 800]
+	SymbolLine[500 2500 1000 2500 800]
+	SymbolLine[0 2000 500 2500 800]
+	SymbolLine[0 5000 4000 1000 800]
+	SymbolLine[3500 5000 4000 4500 800]
+	SymbolLine[4000 4000 4000 4500 800]
+	SymbolLine[3500 3500 4000 4000 800]
+	SymbolLine[3000 3500 3500 3500 800]
+	SymbolLine[2500 4000 3000 3500 800]
+	SymbolLine[2500 4000 2500 4500 800]
+	SymbolLine[2500 4500 3000 5000 800]
+	SymbolLine[3000 5000 3500 5000 800]
+)
+Symbol['&' 1200]
+(
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 1500 0 2500 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 3500 1500 2000 800]
+	SymbolLine[500 5000 1000 5000 800]
+	SymbolLine[1000 5000 2000 4000 800]
+	SymbolLine[0 2500 2500 5000 800]
+	SymbolLine[500 1000 1000 1000 800]
+	SymbolLine[1000 1000 1500 1500 800]
+	SymbolLine[1500 1500 1500 2000 800]
+	SymbolLine[0 3500 0 4500 800]
+)
+Symbol[''' 1200]
+(
+	SymbolLine[0 2000 1000 1000 800]
+)
+Symbol['(' 1200]
+(
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 1500 0 4500 800]
+)
+Symbol[')' 1200]
+(
+	SymbolLine[0 1000 500 1500 800]
+	SymbolLine[500 1500 500 4500 800]
+	SymbolLine[0 5000 500 4500 800]
+)
+Symbol['*' 1200]
+(
+	SymbolLine[0 2000 2000 4000 800]
+	SymbolLine[0 4000 2000 2000 800]
+	SymbolLine[0 3000 2000 3000 800]
+	SymbolLine[1000 2000 1000 4000 800]
+)
+Symbol['+' 1200]
+(
+	SymbolLine[0 3000 2000 3000 800]
+	SymbolLine[1000 2000 1000 4000 800]
+)
+Symbol[',' 1200]
+(
+	SymbolLine[0 6000 1000 5000 800]
+)
+Symbol['-' 1200]
+(
+	SymbolLine[0 3000 2000 3000 800]
+)
+Symbol['.' 1200]
+(
+	SymbolLine[0 5000 500 5000 800]
+)
+Symbol['/' 1200]
+(
+	SymbolLine[0 4500 3000 1500 800]
+)
+Symbol['0' 1200]
+(
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 1500 0 4500 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[2000 1500 2000 4500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4000 2000 2000 800]
+)
+Symbol['1' 1200]
+(
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1000 1000 1000 5000 800]
+	SymbolLine[0 2000 1000 1000 800]
+)
+Symbol['2' 1200]
+(
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 2000 1000 800]
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[2500 1500 2500 2500 800]
+	SymbolLine[0 5000 2500 2500 800]
+	SymbolLine[0 5000 2500 5000 800]
+)
+Symbol['3' 1200]
+(
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[2000 1500 2000 4500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 3000 2000 3000 800]
+)
+Symbol['4' 1200]
+(
+	SymbolLine[0 3000 2000 1000 800]
+	SymbolLine[0 3000 2500 3000 800]
+	SymbolLine[2000 1000 2000 5000 800]
+)
+Symbol['5' 1200]
+(
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[0 1000 0 3000 800]
+	SymbolLine[0 3000 500 2500 800]
+	SymbolLine[500 2500 1500 2500 800]
+	SymbolLine[1500 2500 2000 3000 800]
+	SymbolLine[2000 3000 2000 4500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['6' 1200]
+(
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 1500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[0 3000 1500 3000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[2000 3500 2000 4500 800]
+)
+Symbol['7' 1200]
+(
+	SymbolLine[0 5000 2500 2500 800]
+	SymbolLine[2500 1000 2500 2500 800]
+	SymbolLine[0 1000 2500 1000 800]
+)
+Symbol['8' 1200]
+(
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 2000 4500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 2500 500 3000 800]
+	SymbolLine[0 1500 0 2500 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[2000 1500 2000 2500 800]
+	SymbolLine[1500 3000 2000 2500 800]
+)
+Symbol['9' 1200]
+(
+	SymbolLine[0 5000 2000 3000 800]
+	SymbolLine[2000 1500 2000 3000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 1500 0 2500 800]
+	SymbolLine[0 2500 500 3000 800]
+	SymbolLine[500 3000 2000 3000 800]
+)
+Symbol[':' 1200]
+(
+	SymbolLine[0 2500 500 2500 800]
+	SymbolLine[0 3500 500 3500 800]
+)
+Symbol[';' 1200]
+(
+	SymbolLine[0 5000 1000 4000 800]
+	SymbolLine[1000 2500 1000 3000 800]
+)
+Symbol['<' 1200]
+(
+	SymbolLine[0 3000 1000 2000 800]
+	SymbolLine[0 3000 1000 4000 800]
+)
+Symbol['=' 1200]
+(
+	SymbolLine[0 2500 2000 2500 800]
+	SymbolLine[0 3500 2000 3500 800]
+)
+Symbol['>' 1200]
+(
+	SymbolLine[0 2000 1000 3000 800]
+	SymbolLine[0 4000 1000 3000 800]
+)
+Symbol['?' 1200]
+(
+	SymbolLine[1000 3000 1000 3500 800]
+	SymbolLine[1000 4500 1000 5000 800]
+	SymbolLine[0 1500 0 2000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[2000 1500 2000 2000 800]
+	SymbolLine[1000 3000 2000 2000 800]
+)
+Symbol['@' 1200]
+(
+	SymbolLine[0 1000 0 4000 800]
+	SymbolLine[0 4000 1000 5000 800]
+	SymbolLine[1000 5000 4000 5000 800]
+	SymbolLine[5000 3500 5000 1000 800]
+	SymbolLine[5000 1000 4000 0 800]
+	SymbolLine[4000 0 1000 0 800]
+	SymbolLine[1000 0 0 1000 800]
+	SymbolLine[1500 2000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 3000 3500 800]
+	SymbolLine[3000 3500 3500 3000 800]
+	SymbolLine[3500 3000 4000 3500 800]
+	SymbolLine[3500 3000 3500 1500 800]
+	SymbolLine[3500 2000 3000 1500 800]
+	SymbolLine[2000 1500 3000 1500 800]
+	SymbolLine[2000 1500 1500 2000 800]
+	SymbolLine[4000 3500 5000 3500 800]
+)
+Symbol['A' 1200]
+(
+	SymbolLine[0 1500 0 5000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 2000 1000 800]
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[2500 1500 2500 5000 800]
+	SymbolLine[0 3000 2500 3000 800]
+)
+Symbol['B' 1200]
+(
+	SymbolLine[0 5000 2000 5000 800]
+	SymbolLine[2000 5000 2500 4500 800]
+	SymbolLine[2500 3500 2500 4500 800]
+	SymbolLine[2000 3000 2500 3500 800]
+	SymbolLine[500 3000 2000 3000 800]
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[2500 1500 2500 2500 800]
+	SymbolLine[2000 3000 2500 2500 800]
+)
+Symbol['C' 1200]
+(
+	SymbolLine[500 5000 2000 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 1500 0 4500 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 2000 1000 800]
+)
+Symbol['D' 1200]
+(
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[2500 1500 2500 4500 800]
+	SymbolLine[2000 5000 2500 4500 800]
+	SymbolLine[0 5000 2000 5000 800]
+	SymbolLine[0 1000 2000 1000 800]
+)
+Symbol['E' 1200]
+(
+	SymbolLine[0 3000 1500 3000 800]
+	SymbolLine[0 5000 2000 5000 800]
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 1000 2000 1000 800]
+)
+Symbol['F' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[0 3000 1500 3000 800]
+)
+Symbol['G' 1200]
+(
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[500 1000 2000 1000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 1500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 2000 5000 800]
+	SymbolLine[2000 5000 2500 4500 800]
+	SymbolLine[2500 3500 2500 4500 800]
+	SymbolLine[2000 3000 2500 3500 800]
+	SymbolLine[1000 3000 2000 3000 800]
+)
+Symbol['H' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[2500 1000 2500 5000 800]
+	SymbolLine[0 3000 2500 3000 800]
+)
+Symbol['I' 1200]
+(
+	SymbolLine[0 1000 1000 1000 800]
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[0 5000 1000 5000 800]
+)
+Symbol['J' 1200]
+(
+	SymbolLine[0 1000 1500 1000 800]
+	SymbolLine[1500 1000 1500 4500 800]
+	SymbolLine[1000 5000 1500 4500 800]
+	SymbolLine[500 5000 1000 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['K' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 3000 2000 1000 800]
+	SymbolLine[0 3000 2000 5000 800]
+)
+Symbol['L' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 5000 2000 5000 800]
+)
+Symbol['M' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 1000 1500 2500 800]
+	SymbolLine[1500 2500 3000 1000 800]
+	SymbolLine[3000 1000 3000 5000 800]
+)
+Symbol['N' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 1000 0 1500 800]
+	SymbolLine[0 1500 2500 4000 800]
+	SymbolLine[2500 1000 2500 5000 800]
+)
+Symbol['O' 1200]
+(
+	SymbolLine[0 1500 0 4500 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[2000 1500 2000 4500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['P' 1200]
+(
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[2500 1500 2500 2500 800]
+	SymbolLine[2000 3000 2500 2500 800]
+	SymbolLine[500 3000 2000 3000 800]
+)
+Symbol['Q' 1200]
+(
+	SymbolLine[0 1500 0 4500 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[2000 1500 2000 4500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[1000 4000 2000 5000 800]
+)
+Symbol['R' 1200]
+(
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[2500 1500 2500 2500 800]
+	SymbolLine[2000 3000 2500 2500 800]
+	SymbolLine[500 3000 2000 3000 800]
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[500 3000 2500 5000 800]
+)
+Symbol['S' 1200]
+(
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[500 1000 2000 1000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 1500 0 2500 800]
+	SymbolLine[0 2500 500 3000 800]
+	SymbolLine[500 3000 2000 3000 800]
+	SymbolLine[2000 3000 2500 3500 800]
+	SymbolLine[2500 3500 2500 4500 800]
+	SymbolLine[2000 5000 2500 4500 800]
+	SymbolLine[500 5000 2000 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['T' 1200]
+(
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[1000 1000 1000 5000 800]
+)
+Symbol['U' 1200]
+(
+	SymbolLine[0 1000 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[2000 1000 2000 4500 800]
+)
+Symbol['V' 1200]
+(
+	SymbolLine[0 1000 0 4000 800]
+	SymbolLine[0 4000 1000 5000 800]
+	SymbolLine[1000 5000 2000 4000 800]
+	SymbolLine[2000 1000 2000 4000 800]
+)
+Symbol['W' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 5000 1500 3500 800]
+	SymbolLine[1500 3500 3000 5000 800]
+	SymbolLine[3000 1000 3000 5000 800]
+)
+Symbol['X' 1200]
+(
+	SymbolLine[0 1000 0 1500 800]
+	SymbolLine[0 1500 2500 4000 800]
+	SymbolLine[2500 4000 2500 5000 800]
+	SymbolLine[0 4000 0 5000 800]
+	SymbolLine[0 4000 2500 1500 800]
+	SymbolLine[2500 1000 2500 1500 800]
+)
+Symbol['Y' 1200]
+(
+	SymbolLine[0 1000 0 1500 800]
+	SymbolLine[0 1500 1000 2500 800]
+	SymbolLine[1000 2500 2000 1500 800]
+	SymbolLine[2000 1000 2000 1500 800]
+	SymbolLine[1000 2500 1000 5000 800]
+)
+Symbol['Z' 1200]
+(
+	SymbolLine[0 1000 2500 1000 800]
+	SymbolLine[2500 1000 2500 1500 800]
+	SymbolLine[0 4000 2500 1500 800]
+	SymbolLine[0 4000 0 5000 800]
+	SymbolLine[0 5000 2500 5000 800]
+)
+Symbol['[' 1200]
+(
+	SymbolLine[0 1000 500 1000 800]
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 5000 500 5000 800]
+)
+Symbol['\' 1200]
+(
+	SymbolLine[0 1500 3000 4500 800]
+)
+Symbol[']' 1200]
+(
+	SymbolLine[0 1000 500 1000 800]
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[0 5000 500 5000 800]
+)
+Symbol['^' 1200]
+(
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1000 1500 800]
+)
+Symbol['_' 1200]
+(
+	SymbolLine[0 5000 2000 5000 800]
+)
+Symbol['a' 1200]
+(
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[2000 3000 2000 4500 800]
+	SymbolLine[2000 4500 2500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+)
+Symbol['b' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[2000 3500 2000 4500 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[0 3500 500 3000 800]
+)
+Symbol['c' 1200]
+(
+	SymbolLine[500 3000 2000 3000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 2000 5000 800]
+)
+Symbol['d' 1200]
+(
+	SymbolLine[2000 1000 2000 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+)
+Symbol['e' 1200]
+(
+	SymbolLine[500 5000 2000 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[0 4000 2000 4000 800]
+	SymbolLine[2000 4000 2000 3500 800]
+)
+Symbol['f' 1000]
+(
+	SymbolLine[500 1500 500 5000 800]
+	SymbolLine[500 1500 1000 1000 800]
+	SymbolLine[1000 1000 1500 1000 800]
+	SymbolLine[0 3000 1000 3000 800]
+)
+Symbol['g' 1200]
+(
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[0 6000 500 6500 800]
+	SymbolLine[500 6500 1500 6500 800]
+	SymbolLine[1500 6500 2000 6000 800]
+	SymbolLine[2000 3000 2000 6000 800]
+)
+Symbol['h' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 2000 5000 800]
+)
+Symbol['i' 1000]
+(
+	SymbolLine[0 2000 0 2500 800]
+	SymbolLine[0 3500 0 5000 800]
+)
+Symbol['j' 1000]
+(
+	SymbolLine[500 2000 500 2500 800]
+	SymbolLine[500 3500 500 6000 800]
+	SymbolLine[0 6500 500 6000 800]
+)
+Symbol['k' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 3500 1500 5000 800]
+	SymbolLine[0 3500 1000 2500 800]
+)
+Symbol['l' 1000]
+(
+	SymbolLine[0 1000 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['m' 1200]
+(
+	SymbolLine[500 3500 500 5000 800]
+	SymbolLine[500 3500 1000 3000 800]
+	SymbolLine[1000 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 2000 5000 800]
+	SymbolLine[2000 3500 2500 3000 800]
+	SymbolLine[2500 3000 3000 3000 800]
+	SymbolLine[3000 3000 3500 3500 800]
+	SymbolLine[3500 3500 3500 5000 800]
+	SymbolLine[0 3000 500 3500 800]
+)
+Symbol['n' 1200]
+(
+	SymbolLine[500 3500 500 5000 800]
+	SymbolLine[500 3500 1000 3000 800]
+	SymbolLine[1000 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 2000 5000 800]
+	SymbolLine[0 3000 500 3500 800]
+)
+Symbol['o' 1200]
+(
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 2000 4500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['p' 1200]
+(
+	SymbolLine[500 3500 500 6500 800]
+	SymbolLine[0 3000 500 3500 800]
+	SymbolLine[500 3500 1000 3000 800]
+	SymbolLine[1000 3000 2000 3000 800]
+	SymbolLine[2000 3000 2500 3500 800]
+	SymbolLine[2500 3500 2500 4500 800]
+	SymbolLine[2000 5000 2500 4500 800]
+	SymbolLine[1000 5000 2000 5000 800]
+	SymbolLine[500 4500 1000 5000 800]
+)
+Symbol['q' 1200]
+(
+	SymbolLine[2000 3500 2000 6500 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+)
+Symbol['r' 1200]
+(
+	SymbolLine[500 3500 500 5000 800]
+	SymbolLine[500 3500 1000 3000 800]
+	SymbolLine[1000 3000 2000 3000 800]
+	SymbolLine[0 3000 500 3500 800]
+)
+Symbol['s' 1200]
+(
+	SymbolLine[500 5000 2000 5000 800]
+	SymbolLine[2000 5000 2500 4500 800]
+	SymbolLine[2000 4000 2500 4500 800]
+	SymbolLine[500 4000 2000 4000 800]
+	SymbolLine[0 3500 500 4000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 2000 3000 800]
+	SymbolLine[2000 3000 2500 3500 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['t' 1000]
+(
+	SymbolLine[500 1000 500 4500 800]
+	SymbolLine[500 4500 1000 5000 800]
+	SymbolLine[0 2500 1000 2500 800]
+)
+Symbol['u' 1200]
+(
+	SymbolLine[0 3000 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[2000 3000 2000 4500 800]
+)
+Symbol['v' 1200]
+(
+	SymbolLine[0 3000 0 4000 800]
+	SymbolLine[0 4000 1000 5000 800]
+	SymbolLine[1000 5000 2000 4000 800]
+	SymbolLine[2000 3000 2000 4000 800]
+)
+Symbol['w' 1200]
+(
+	SymbolLine[0 3000 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1000 5000 800]
+	SymbolLine[1000 5000 1500 4500 800]
+	SymbolLine[1500 3000 1500 4500 800]
+	SymbolLine[1500 4500 2000 5000 800]
+	SymbolLine[2000 5000 2500 5000 800]
+	SymbolLine[2500 5000 3000 4500 800]
+	SymbolLine[3000 3000 3000 4500 800]
+)
+Symbol['x' 1200]
+(
+	SymbolLine[0 3000 2000 5000 800]
+	SymbolLine[0 5000 2000 3000 800]
+)
+Symbol['y' 1200]
+(
+	SymbolLine[0 3000 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[2000 3000 2000 6000 800]
+	SymbolLine[1500 6500 2000 6000 800]
+	SymbolLine[500 6500 1500 6500 800]
+	SymbolLine[0 6000 500 6500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+)
+Symbol['z' 1200]
+(
+	SymbolLine[0 3000 2000 3000 800]
+	SymbolLine[0 5000 2000 3000 800]
+	SymbolLine[0 5000 2000 5000 800]
+)
+Symbol['{' 1200]
+(
+	SymbolLine[500 1500 1000 1000 800]
+	SymbolLine[500 1500 500 2500 800]
+	SymbolLine[0 3000 500 2500 800]
+	SymbolLine[0 3000 500 3500 800]
+	SymbolLine[500 3500 500 4500 800]
+	SymbolLine[500 4500 1000 5000 800]
+)
+Symbol['|' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+)
+Symbol['}' 1200]
+(
+	SymbolLine[0 1000 500 1500 800]
+	SymbolLine[500 1500 500 2500 800]
+	SymbolLine[500 2500 1000 3000 800]
+	SymbolLine[500 3500 1000 3000 800]
+	SymbolLine[500 3500 500 4500 800]
+	SymbolLine[0 5000 500 4500 800]
+)
+Symbol['~' 1200]
+(
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 1000 3000 800]
+	SymbolLine[1000 3000 1500 3500 800]
+	SymbolLine[1500 3500 2000 3500 800]
+	SymbolLine[2000 3500 2500 3000 800]
+)
+Attribute("PCB::grid::unit" "mm")
+Attribute("import::src0" "/home/kevredon/FFC.pcb")
+
+Element["" "" "" "" 669860 47214 -12008 -8071 0 100 ""]
+(
+	Pad[11023 4724 12598 4724 8661 2000 10661 "7" "7" "square,edge2"]
+	Pad[11023 -5118 12598 -5118 8661 2000 10661 "6" "6" "square,edge2"]
+	Pad[11023 -14960 12598 -14960 8661 2000 10661 "5" "5" "square,edge2"]
+	Pad[-16929 4724 -15354 4724 8661 2000 10661 "3" "3" "square"]
+	Pad[-16929 -5118 -15354 -5118 8661 2000 10661 "2" "2" "square"]
+	Pad[-16929 -14960 -15354 -14960 8661 2000 10661 "1" "1" "square"]
+	ElementLine [19686 23631 -29526 23631 787]
+	ElementLine [29529 13788 19686 23631 787]
+	ElementLine [29529 -23613 29529 13788 787]
+	ElementLine [-29526 23631 -29526 -23606 787]
+	ElementLine [-29526 -23613 29529 -23613 787]
+
+	)
+
+Element["" "" "" "" 49823 51429 2756 12795 1 100 ""]
+(
+	Pad[-13976 9842 -1772 9842 3543 787 4331 "6" "6" "square"]
+	Pad[-13976 5905 -1772 5905 3543 787 4331 "5" "5" "square"]
+	Pad[-13976 1968 -1772 1968 3543 787 4331 "4" "4" "square"]
+	Pad[-13976 -1968 -1772 -1968 3543 787 4331 "3" "3" "square"]
+	Pad[-13976 -5905 -1772 -5905 3543 787 4331 "2" "2" "square"]
+	Pad[-13976 -9842 -1772 -9842 3543 787 4331 "1" "1" "square"]
+	ElementLine [-15745 13777 15747 13777 787]
+	ElementLine [-15745 13777 -15748 13779 787]
+	ElementLine [-15748 -13781 -15748 13779 787]
+	ElementLine [-15748 -13781 -15749 -13782 787]
+	ElementLine [-15749 -13782 -3 -13782 787]
+	ElementLine [-3 -13782 15748 -13779 787]
+	ElementLine [0 13775 2 13777 787]
+	ElementLine [15748 -13779 15748 13775 787]
+
+	)
+Layer(1 "component")
+(
+	Line[41949 41587 627579 41587 1969 2000 "clearline"]
+	Line[41947 49452 627579 49461 1969 2000 "clearline"]
+	Line[41949 45524 627579 45524 1969 2000 "clearline"]
+	Line[41963 61280 627579 61272 1969 2000 "clearline"]
+	Line[41949 57334 627579 57335 1969 2000 "clearline"]
+	Line[653718 32254 648723 32254 2953 2000 "clearline"]
+	Line[648723 32254 639390 41587 2953 2000 "clearline"]
+	Line[653718 42096 648723 42096 2953 2000 "clearline"]
+	Line[648723 42096 645295 45524 2953 2000 "clearline"]
+	Line[645295 45524 626595 45524 2953 2000 "clearline"]
+	Line[626595 45524 626595 45524 2953 2000 "clearline"]
+	Line[626595 41587 642343 41587 2953 2000 "clearline"]
+	Line[642343 41587 642343 38634 2953 2000 "clearline"]
+	Line[642343 38634 641358 38634 2953 2000 "clearline"]
+	Line[641358 38634 638406 41587 2953 2000 "clearline"]
+	Line[653718 51938 647773 51938 2953 2000 "clearline"]
+	Line[647773 51938 645295 49461 2953 2000 "clearline"]
+	Line[645295 49461 626595 49461 2953 2000 "clearline"]
+	Line[626595 49461 626595 49461 2953 2000 "clearline"]
+	Line[681670 32254 693049 32254 2953 2000 "clearline"]
+	Line[693049 32254 695492 34697 2953 2000 "clearline"]
+	Line[691555 45524 691555 55366 2953 2000 "clearline"]
+	Line[626595 61272 637421 61272 2953 2000 "clearline"]
+	Line[681670 51938 681670 57377 2953 2000 "clearline"]
+	Line[681670 57377 679744 59303 2953 2000 "clearline"]
+	Line[645295 63240 683681 63240 2953 2000 "clearline"]
+	Line[681670 42096 688128 42096 2953 2000 "clearline"]
+	Line[688128 42096 691555 45524 2953 2000 "clearline"]
+	Line[691555 55366 683681 63240 2953 2000 "clearline"]
+	Line[695492 34697 695492 57335 2953 2000 "clearline"]
+	Line[643327 67177 685650 67177 2953 2000 "clearline"]
+	Line[695492 57335 685650 67177 2953 2000 "clearline"]
+	Line[637421 61272 643327 67177 2953 2000 "clearline"]
+	Line[41949 53397 627579 53398 1969 2000 "clearline"]
+	Line[641358 53398 626595 53398 2953 2000 "clearline"]
+	Line[626595 53398 626595 53398 2953 2000 "clearline"]
+	Line[679744 59303 647264 59303 2953 2000 "clearline"]
+	Line[647264 63240 645295 63240 2953 2000 "clearline"]
+	Line[638406 62256 635453 62256 2953 2000 "clearline"]
+	Line[635453 62256 634469 61272 2953 2000 "clearline"]
+	Line[640374 40603 636437 40603 2953 2000 "clearline"]
+	Line[636437 40603 635453 41587 2953 2000 "clearline"]
+	Line[645295 63240 639390 57335 2953 2000 "clearline"]
+	Line[626595 57335 639390 57335 2953 2000 "clearline"]
+	Line[647264 59303 641358 53398 2953 2000 "clearline"]
+)
+Layer(2 "solder")
+(
+)
+Layer(3 "border")
+(
+	Line[689586 71107 640374 71114 787 0 ""]
+	Line[699429 61264 689586 71107 787 0 ""]
+	Line[699429 23863 699429 61264 787 0 ""]
+	Line[640374 23863 699429 23863 787 0 ""]
+	Line[34075 37650 636426 37650 787 1200 "clearline"]
+	Line[34075 65208 636426 65208 787 1200 "clearline"]
+	Line[640374 33713 640381 23863 787 0 ""]
+	Line[640374 71114 640374 69146 787 0 ""]
+	Line[34075 37650 34075 65208 787 1200 "clearline"]
+	Arc[636426 33713 3937 3937 787 1200 90 90 "clearline"]
+	Arc[636426 69145 3937 3937 787 1200 180 90 "clearline"]
+)
+Layer(4 "silk")
+(
+)
+Layer(5 "silk")
+(
+)
diff --git a/hardware/mini-UICC-reverse/mini-UICC-reverse.stiffeners.gbr b/hardware/mini-UICC-reverse/mini-UICC-reverse.stiffeners.gbr
new file mode 100644
index 0000000..d9212b8
--- /dev/null
+++ b/hardware/mini-UICC-reverse/mini-UICC-reverse.stiffeners.gbr
@@ -0,0 +1,26 @@
+G04 start of page 7 for group -4079 idx -4079 *
+G04 Title: (unknown), topsilk *
+G04 Creator: pcb 20110918 *
+G04 CreationDate: So 09 Feb 2014 19:21:30 GMT UTC *
+G04 For: kevredon *
+G04 Format: Gerber/RS-274X *
+G04 PCB-Dimensions: 787402 500000 *
+G04 PCB-Coordinate-Origin: lower left *
+%MOIN*%
+%FSLAX25Y25*%
+%LNTOPSILK*%
+%ADD44C,0.0079*%
+G54D44*X689546Y429155D02*X640334D01*
+X699389Y438998D02*X689546Y429155D01*
+X699389Y476399D02*Y438998D01*
+X640334Y429155D02*Y476392D01*
+Y476399D02*X699389D01*
+X34078Y434794D02*X65570D01*
+X34078D02*X34075Y434792D01*
+Y462352D02*Y434792D01*
+Y462352D02*X34074Y462353D01*
+X49820D01*
+X65571Y462350D01*
+X49823Y434796D02*X49825Y434794D01*
+X65571Y462350D02*Y434796D01*
+M02*
diff --git a/hardware/mini-UICC-reverse/mini-UICC-reverse.top.gbr b/hardware/mini-UICC-reverse/mini-UICC-reverse.top.gbr
new file mode 100644
index 0000000..7a235dc
--- /dev/null
+++ b/hardware/mini-UICC-reverse/mini-UICC-reverse.top.gbr
@@ -0,0 +1,73 @@
+G04 start of page 2 for group 0 idx 0 *
+G04 Title: (unknown), component *
+G04 Creator: pcb 20110918 *
+G04 CreationDate: So 09 Feb 2014 19:24:28 GMT UTC *
+G04 For: kevredon *
+G04 Format: Gerber/RS-274X *
+G04 PCB-Dimensions: 787402 500000 *
+G04 PCB-Coordinate-Origin: lower left *
+%MOIN*%
+%FSLAX25Y25*%
+%LNTOP*%
+%ADD53R,0.0354X0.0354*%
+%ADD52R,0.0866X0.0866*%
+%ADD51C,0.0295*%
+%ADD50C,0.0197*%
+G54D50*X41947Y450548D02*X627579Y450539D01*
+X41949Y454476D02*X627579Y454476D01*
+X41949Y446603D02*X627579Y446602D01*
+X41949Y442666D02*X627579Y442665D01*
+X41963Y438720D02*X627579Y438728D01*
+G54D51*X626595Y450539D02*X626595Y450539D01*
+X626595Y446602D02*X626595Y446602D01*
+G54D50*X41949Y458413D02*X627579D01*
+G54D51*X653718Y467746D02*X648723D01*
+X681670D02*X693049D01*
+X695492Y465303D01*
+X653718Y457904D02*X648723D01*
+X681670D02*X688128D01*
+X691555Y454476D01*
+Y444634D01*
+X683681Y436760D01*
+X695492Y465303D02*Y442665D01*
+X685650Y432823D01*
+X681670Y448062D02*Y442623D01*
+X679744Y440697D01*
+X645295Y436760D02*X683681D01*
+X643327Y432823D02*X685650D01*
+X679744Y440697D02*X647264D01*
+Y436760D02*X645295D01*
+X648723Y467746D02*X639390Y458413D01*
+X642343D02*Y461366D01*
+X641358D01*
+X638406Y458413D01*
+X648723Y457904D02*X645295Y454476D01*
+X626595Y458413D02*X642343D01*
+X640374Y459397D02*X636437D01*
+X635453Y458413D01*
+X645295Y454476D02*X626595D01*
+X626595Y454476D01*
+X653718Y448062D02*X647773D01*
+X645295Y450539D01*
+X626595D01*
+X626595Y438728D02*X637421D01*
+X643327Y432823D01*
+X638406Y437744D02*X635453D01*
+X634469Y438728D01*
+X645295Y436760D02*X639390Y442665D01*
+X626595D02*X639390D01*
+X647264Y440697D02*X641358Y446602D01*
+X626595D01*
+G54D52*X680883Y448062D02*X682458D01*
+X680883Y457904D02*X682458D01*
+X680883Y467746D02*X682458D01*
+X652931Y448062D02*X654506D01*
+X652931Y457904D02*X654506D01*
+X652931Y467746D02*X654506D01*
+G54D53*X35847Y438729D02*X48051D01*
+X35847Y442666D02*X48051D01*
+X35847Y446603D02*X48051D01*
+X35847Y450539D02*X48051D01*
+X35847Y454476D02*X48051D01*
+X35847Y458413D02*X48051D01*
+M02*
diff --git a/hardware/mini-UICC-reverse/mini-UICC-reverse.topmask.gbr b/hardware/mini-UICC-reverse/mini-UICC-reverse.topmask.gbr
new file mode 100644
index 0000000..7edd913
--- /dev/null
+++ b/hardware/mini-UICC-reverse/mini-UICC-reverse.topmask.gbr
@@ -0,0 +1,26 @@
+G04 start of page 5 for group -4063 idx -4063 *
+G04 Title: (unknown), componentmask *
+G04 Creator: pcb 20110918 *
+G04 CreationDate: So 09 Feb 2014 19:24:28 GMT UTC *
+G04 For: kevredon *
+G04 Format: Gerber/RS-274X *
+G04 PCB-Dimensions: 787402 500000 *
+G04 PCB-Coordinate-Origin: lower left *
+%MOIN*%
+%FSLAX25Y25*%
+%LNTOPMASK*%
+%ADD56R,0.0433X0.0433*%
+%ADD55R,0.1066X0.1066*%
+G54D55*X680883Y448062D02*X682458D01*
+X680883Y457904D02*X682458D01*
+X680883Y467746D02*X682458D01*
+X652931Y448062D02*X654506D01*
+X652931Y457904D02*X654506D01*
+X652931Y467746D02*X654506D01*
+G54D56*X35847Y438729D02*X48051D01*
+X35847Y442666D02*X48051D01*
+X35847Y446603D02*X48051D01*
+X35847Y450539D02*X48051D01*
+X35847Y454476D02*X48051D01*
+X35847Y458413D02*X48051D01*
+M02*
diff --git a/hardware/mini-UICC-reverse/mini-UICC-reverse.toppaste.gbr b/hardware/mini-UICC-reverse/mini-UICC-reverse.toppaste.gbr
new file mode 100644
index 0000000..ae97055
--- /dev/null
+++ b/hardware/mini-UICC-reverse/mini-UICC-reverse.toppaste.gbr
@@ -0,0 +1,26 @@
+G04 start of page 9 for group -4015 idx -4015 *
+G04 Title: (unknown), toppaste *
+G04 Creator: pcb 20110918 *
+G04 CreationDate: So 09 Feb 2014 19:24:28 GMT UTC *
+G04 For: kevredon *
+G04 Format: Gerber/RS-274X *
+G04 PCB-Dimensions: 787402 500000 *
+G04 PCB-Coordinate-Origin: lower left *
+%MOIN*%
+%FSLAX25Y25*%
+%LNTOPPASTE*%
+%ADD59R,0.0354X0.0354*%
+%ADD58R,0.0866X0.0866*%
+G54D58*X680883Y448062D02*X682458D01*
+X680883Y457904D02*X682458D01*
+X680883Y467746D02*X682458D01*
+X652931Y448062D02*X654506D01*
+X652931Y457904D02*X654506D01*
+X652931Y467746D02*X654506D01*
+G54D59*X35847Y438729D02*X48051D01*
+X35847Y442666D02*X48051D01*
+X35847Y446603D02*X48051D01*
+X35847Y450539D02*X48051D01*
+X35847Y454476D02*X48051D01*
+X35847Y458413D02*X48051D01*
+M02*
diff --git a/hardware/mini-UICC-reverse/mini-UICC-reverse.topsilk.gbr b/hardware/mini-UICC-reverse/mini-UICC-reverse.topsilk.gbr
new file mode 100644
index 0000000..7718a51
--- /dev/null
+++ b/hardware/mini-UICC-reverse/mini-UICC-reverse.topsilk.gbr
@@ -0,0 +1,26 @@
+G04 start of page 7 for group -4079 idx -4079 *
+G04 Title: (unknown), topsilk *
+G04 Creator: pcb 20110918 *
+G04 CreationDate: So 09 Feb 2014 19:24:28 GMT UTC *
+G04 For: kevredon *
+G04 Format: Gerber/RS-274X *
+G04 PCB-Dimensions: 787402 500000 *
+G04 PCB-Coordinate-Origin: lower left *
+%MOIN*%
+%FSLAX25Y25*%
+%LNTOPSILK*%
+%ADD57C,0.0079*%
+G54D57*X689546Y429155D02*X640334D01*
+X699389Y438998D02*X689546Y429155D01*
+X699389Y476399D02*Y438998D01*
+X640334Y429155D02*Y476392D01*
+Y476399D02*X699389D01*
+X34078Y434794D02*X65570D01*
+X34078D02*X34075Y434792D01*
+Y462352D02*Y434792D01*
+Y462352D02*X34074Y462353D01*
+X49820D01*
+X65571Y462350D01*
+X49823Y434796D02*X49825Y434794D01*
+X65571Y462350D02*Y434796D01*
+M02*
diff --git a/hardware/mini-UICC/mini-UICC.outline.gbr b/hardware/mini-UICC/mini-UICC.outline.gbr
new file mode 100644
index 0000000..e4afbd6
--- /dev/null
+++ b/hardware/mini-UICC/mini-UICC.outline.gbr
@@ -0,0 +1,23 @@
+G04 start of page 4 for group 2 idx 2 *
+G04 Title: (unknown), border *
+G04 Creator: pcb 20110918 *
+G04 CreationDate: Fri 16 Mar 2012 04:56:39 PM GMT UTC *
+G04 For: kevredon *
+G04 Format: Gerber/RS-274X *
+G04 PCB-Dimensions: 787402 500000 *
+G04 PCB-Coordinate-Origin: lower left *
+%MOIN*%
+%FSLAX25Y25*%
+%LNGROUP2*%
+%ADD29C,0.0079*%
+G54D29*X690341Y483071D02*X87990D01*
+X690341D02*Y455513D01*
+X87990D01*
+X25000Y487008D02*X84053D01*
+Y451576D02*Y449607D01*
+X74211Y439765D01*
+X25000D01*
+Y487008D01*
+X84053D02*G75*G03X87990Y483071I3937J0D01*G01*
+Y455513D02*G75*G03X84053Y451576I0J-3937D01*G01*
+M02*
diff --git a/hardware/mini-UICC/mini-UICC.stiffener.gbr b/hardware/mini-UICC/mini-UICC.stiffener.gbr
new file mode 100644
index 0000000..b08115d
--- /dev/null
+++ b/hardware/mini-UICC/mini-UICC.stiffener.gbr
@@ -0,0 +1,27 @@
+G04 start of page 7 for group -4079 idx -4079 *
+G04 Title: (unknown), topsilk *
+G04 Creator: pcb 20110918 *
+G04 CreationDate: Fri 16 Mar 2012 04:56:39 PM GMT UTC *
+G04 For: kevredon *
+G04 Format: Gerber/RS-274X *
+G04 PCB-Dimensions: 787402 500000 *
+G04 PCB-Coordinate-Origin: lower left *
+%MOIN*%
+%FSLAX25Y25*%
+%LNTOPSILK*%
+%ADD33C,0.0079*%
+%ADD32C,0.0079*%
+G54D32*X74212Y439756D02*X25000D01*
+X84055Y449599D02*X74212Y439756D01*
+X84055Y487000D02*Y449599D01*
+X25000Y439756D02*Y486992D01*
+Y487000D02*X84055D01*
+G54D33*X658846Y483069D02*X690338D01*
+X690341Y483071D01*
+Y455511D01*
+X690342Y455510D01*
+X674596D01*
+X658845Y455513D01*
+X674593Y483067D02*X674591Y483069D01*
+X658845Y455513D02*Y483067D01*
+M02*
diff --git a/hardware/mini-UICC/mini-UICC.top.gbr b/hardware/mini-UICC/mini-UICC.top.gbr
new file mode 100644
index 0000000..391d603
--- /dev/null
+++ b/hardware/mini-UICC/mini-UICC.top.gbr
@@ -0,0 +1,95 @@
+G04 start of page 2 for group 0 idx 0 *
+G04 Title: (unknown), component *
+G04 Creator: pcb-gtk 20110918 *
+G04 CreationDate: Mi 12 Jun 2013 16:26:30 GMT UTC *
+G04 For: laforge *
+G04 Format: Gerber/RS-274X *
+G04 PCB-Dimensions: 787402 500000 *
+G04 PCB-Coordinate-Origin: lower left *
+%MOIN*%
+%FSLAX25Y25*%
+%LNTOP*%
+%ADD14R,0.0866X0.0866*%
+%ADD13R,0.0354X0.0354*%
+%ADD12C,0.0315*%
+%ADD11C,0.0197*%
+G54D11*X30907Y478339D02*X38387D01*
+X81536Y467318D02*X78450D01*
+G54D12*X79380D03*
+G54D11*X78450D02*X77224Y466092D01*
+X68494Y479126D02*X67116D01*
+X66337Y478347D01*
+X84672Y479126D02*X81634D01*
+X78890D02*X88984D01*
+G54D12*X97216D02*X75852D01*
+D03*
+X77028Y475189D03*
+X77812Y471252D03*
+G54D11*X36025Y447630D02*X30907Y452748D01*
+X35237Y444087D02*X27757Y451567D01*
+X38775Y451392D02*X37599Y452568D01*
+Y452748D02*Y458260D01*
+X30907Y452748D02*Y466528D01*
+X32481Y468103D01*
+X37993D01*
+X27757Y451567D02*Y475189D01*
+X30907Y478339D01*
+X78907Y475189D02*X76129D01*
+X72324Y471384D01*
+X69216D01*
+X66336Y468505D01*
+X80948Y471252D02*X76896D01*
+X73892Y468248D01*
+Y444087D02*X75211D01*
+X73108Y447630D02*X73854D01*
+X73819Y444087D02*X35237D01*
+X73032Y447630D02*X36025D01*
+X73696Y452764D02*X72324Y451392D01*
+X38775D01*
+X682467Y471260D02*X81300Y471252D01*
+X682467Y463387D02*X82087Y463378D01*
+X682469Y467315D02*X81696Y467318D01*
+X81310Y463378D02*X82546D01*
+D03*
+G54D12*X97608Y467318D02*X79380D01*
+G54D11*X682467Y459450D02*X86654D01*
+X682467Y475197D02*X78938Y475189D01*
+X682467Y479134D02*X68308Y479126D01*
+G54D12*X97412Y475189D02*X77028D01*
+X97608Y471252D02*X77812D01*
+X97608Y463378D02*X82124D01*
+D03*
+X97608Y459450D02*X87612D01*
+X87416D02*X87242D01*
+X87220D02*Y459428D01*
+G54D11*X73892Y468248D02*Y460604D01*
+X77224Y466092D02*Y459036D01*
+X73892Y460604D02*X72128Y458840D01*
+X66514D01*
+X66336Y458663D01*
+X77224Y459036D02*X73696Y455508D01*
+Y452568D01*
+X75211Y444087D02*X81536Y450412D01*
+X73854Y447630D02*X77616Y451392D01*
+Y454920D01*
+X79674Y456978D02*X79968Y457272D01*
+X77616Y454920D02*X80262Y457566D01*
+X82516Y454724D02*X81928Y454136D01*
+Y450804D01*
+X81340Y450216D02*X81928Y450804D01*
+X80262Y457566D02*Y462330D01*
+X81310Y463378D01*
+G54D12*X86654Y458862D02*X82516Y454724D01*
+G54D13*X676365Y479134D02*X688569D01*
+G54D14*X65549Y458663D02*X67124D01*
+X65549Y468505D02*X67124D01*
+X65549Y478347D02*X67124D01*
+X37597Y458663D02*X39172D01*
+X37597Y468505D02*X39172D01*
+X37597Y478347D02*X39172D01*
+G54D13*X676365Y475197D02*X688569D01*
+X676365Y471260D02*X688569D01*
+X676365Y467324D02*X688569D01*
+X676365Y463387D02*X688569D01*
+X676365Y459450D02*X688569D01*
+M02*
diff --git a/hardware/mini-UICC/mini-UICC.topmask.gbr b/hardware/mini-UICC/mini-UICC.topmask.gbr
new file mode 100644
index 0000000..08c77d8
--- /dev/null
+++ b/hardware/mini-UICC/mini-UICC.topmask.gbr
@@ -0,0 +1,26 @@
+G04 start of page 4 for group -4063 idx -4063 *
+G04 Title: (unknown), componentmask *
+G04 Creator: pcb-gtk 20110918 *
+G04 CreationDate: Mi 12 Jun 2013 16:26:30 GMT UTC *
+G04 For: laforge *
+G04 Format: Gerber/RS-274X *
+G04 PCB-Dimensions: 787402 500000 *
+G04 PCB-Coordinate-Origin: lower left *
+%MOIN*%
+%FSLAX25Y25*%
+%LNTOPMASK*%
+%ADD17R,0.1066X0.1066*%
+%ADD16R,0.0433X0.0433*%
+G54D16*X676365Y479134D02*X688569D01*
+G54D17*X65549Y458663D02*X67124D01*
+X65549Y468505D02*X67124D01*
+X65549Y478347D02*X67124D01*
+X37597Y458663D02*X39172D01*
+X37597Y468505D02*X39172D01*
+X37597Y478347D02*X39172D01*
+G54D16*X676365Y475197D02*X688569D01*
+X676365Y471260D02*X688569D01*
+X676365Y467324D02*X688569D01*
+X676365Y463387D02*X688569D01*
+X676365Y459450D02*X688569D01*
+M02*
-- 
cgit v1.2.3