aboutsummaryrefslogtreecommitdiffstats
path: root/hardware
AgeCommit message (Expand)AuthorFilesLines
2021-01-14smartcard-fpc: Don't put solder cream on smartcard contactsHEADmasterHarald Welte5-37/+27
2020-12-29add full-size smartcard to FPC adapter design filesHarald Welte14-0/+8634
2019-10-01add v1.5 release filev1.5Kévin Redon1-0/+0
2019-10-01add README wit hardwar eproject detailsKévin Redon1-0/+35
2019-10-01update BOM with DNP partsKévin Redon1-37/+76
2019-10-01add parts related datasheetsKévin Redon5-0/+0
2019-10-01Merge branch 'v1.5'Kévin Redon25-67595/+68158
2019-10-01add v1.4 release filesv1.4Kévin Redon1-0/+0
2019-10-01Merge branch 'v1.4'Kévin Redon28-97893/+10676
2019-10-01add v1.3 release filesv1.3Kévin Redon2-0/+0
2019-10-01Merge branch 'v1.3'Kévin Redon48-269545/+149297
2019-10-01add v1.2p release filesv1.2pKévin Redon5-0/+0
2019-10-01Merge branch 'v1.2_production'Kévin Redon31-122747/+91353
2019-10-01add v1.1p release filesv1.1pKévin Redon3-0/+0
2019-10-01Merge branch 'v1.1_production'Kévin Redon30-67432/+68916
2019-10-01add v1.0p release filesv1.0pKévin Redon3-0/+0
2019-10-01Merge branch 'v1.0_production'Kévin Redon34-105158/+82572
2019-10-01add v1.0 release filesv1.0Kévin Redon3-0/+0
2019-10-01schematic: add DNP note on JTAG and UART debug connectorsv1.5Kévin Redon1-60/+64
2019-09-03schematic: mark P1 and P2 as dot no placeKévin Redon1-0/+0
2019-09-03schematic: mark USB reset circuit as dot no placeKévin Redon2-5/+14
2019-09-03schematic: mark R19 as dot no placeKévin Redon2-0/+2
2019-09-03schematic: rename NP to DNP for clarityKévin Redon2-9/+9
2019-09-03schematic: mark JP1 and JP2 as dot no placeKévin Redon2-0/+4
2019-09-03schematic: mark R22 as dot no placeKévin Redon2-0/+2
2019-09-03schematic: mark R24 as no placeKévin Redon2-26/+28
2019-09-03schematic: mark R15 as no placeKévin Redon2-4/+8
2019-09-03schematic: make it more readableKévin Redon4-1736/+1622
2019-08-27updated libraries to KiCad 5Kévin Redon4-468/+1272
2019-08-27remove unused cable projectKévin Redon4-399/+0
2016-04-01add 'sysmocom' name to mini-UICC and nano-UICC adaptersHarald Welte21-5394/+7015
2016-04-01remove second copy of mini-UICC FPC adapterHarald Welte5-171/+0
2015-08-19Add 4FF (nanoSIM) adapterHarald Welte9-0/+4193
2015-07-05change microcontroller to SAM3SKing Kévin18-65366/+65743
2014-06-26Update BOM for v1.4v1.4Harald Welte1-0/+0
2014-06-23export schematic, and pcb (with minor esthetic corrections)Kevin Redon24-94107/+7152
2014-06-20v1.4: Connect PA0 to 3V3; pull-up for PA1/PA2 (R25,R26)Harald Welte16-3771/+4088
2014-06-20Schematic: Make sure PA0 to PA2 are high on power-upHarald Welte1-353/+205
2014-04-30mini-UICC-reverse: re-generate gerber and add outline GBRHarald Welte5-64/+88
2014-04-26add PCB design of mini-UICC (original and reverse) adaptersHarald Welte10-0/+1252
2013-11-16add datasheet of SPI flash component mounted on recent boardsv1.3Harald Welte1-0/+0
2013-11-11simtrace 1.3: move point of origin to lower left corner of PCBHarald Welte3-5608/+5608
2013-10-28mergeKevin Redon1-0/+0
2013-10-28BOM corrected (sorted by value) and reformatedKevin Redon4-90/+56
2013-10-27re-add BOM spreadsheet with updated v1.3 componentsHarald Welte1-0/+0
2013-10-27MCU pin 48 used to identify v1.3 by putting it to ground (with internal pull-up)Kevin Redon28-190009/+89694
2013-10-27exported fabrication filesKevin Redon40-182715/+148043
2013-10-27new components placed and routedKevin Redon1-1679/+1643
2013-10-27MBR0530 pin numbers correctedKevin Redon6-228/+251
2013-10-27new KiCAD layout format, silkscreen refdes 0.5mm, text 0.75mm, new components...Kevin Redon1-0/+10632
generated by cgit v1.2.3 (git 2.25.1) at 2022-05-21 14:59:37 +0000