aboutsummaryrefslogtreecommitdiffstats
path: root/hw
AgeCommit message (Expand)AuthorFilesLines
2010-06-30qdev-properties: Fix (u)intXX parsersKevin Wolf1-15/+35
2010-06-30usb-uhci: fix commit 8e65b7c04965c8355e4ce43211582b6b83054e3d for vmstateTeLeMan1-1/+2
2010-06-30hw/omap : make local function static and remove declaration from headercmchao3-45/+9
2010-06-30hw/omap1.c : separate uart modulecmchao2-170/+194
2010-06-30hw/omwp2.c : separate l4 interconnect modulecmchao3-272/+305
2010-06-30hw/omap2.c : separate tap module(Test-Chip-level)cmchao2-90/+112
2010-06-30hw/omap2.c : separate spi modulecmchao3-323/+348
2010-06-30hw/omap1.c : separate interrupt controller modulecmchao3-574/+602
2010-06-30hw/omap2.c : separate sdrc (sdram controller)cmchao3-144/+167
2010-06-30hw/omap2.c : separate gpmc(general purpose memory controller)cmchao3-396/+421
2010-06-30hw/omap2.c : separate synctimer modulecmchao3-76/+103
2010-06-30hw/omap2.c : separate gptimer modulecmchao3-462/+486
2010-06-30hw/omap2.c : separate gpio modulecmchao3-523/+526
2010-06-30hw/omap1.c : separate gpio modulecmchao3-181/+203
2010-06-30virtio-serial: Simplify virtio_serial_load()Markus Armbruster1-9/+3
2010-06-30usb-serial: Fail instead of crash when chardev is missingMarkus Armbruster1-0/+5
2010-06-30MIPS: fix fulong bios loadingAurelien Jarno1-6/+5
2010-06-29r2d: fix pflash mappingAurelien Jarno1-0/+1
2010-06-29lsi53c895a: fix Phase Mismatch JumpPaolo Bonzini1-3/+3
2010-06-29MIPS: Initial support of fulong mini pc (machine construction)Huacai Chen1-0/+413
2010-06-29MIPS: Initial support of VIA USB controller used by fulong mini pcHuacai Chen2-0/+29
2010-06-29MIPS: Initial support of VIA IDE controller used by fulong mini pcHuacai Chen2-0/+192
2010-06-29Initial support of vt82686b south bridge used by fulong mini pcHuacai Chen3-0/+616
2010-06-29MIPS: Initial support of bonito north bridge used by fulong mini pcHuacai Chen2-0/+812
2010-06-27x86: Clean up CPU resetJan Kiszka1-18/+4
2010-06-27mask all interrupts when MASTER_DISABLE is setArtyom Tarasenko1-3/+6
2010-06-27fw_cfg: convert to qdevBlue Swirl1-20/+60
2010-06-27Remove useless device dependency of HAS_AUDIOBlue Swirl8-26/+0
2010-06-22virtio-pci: fix bus master bug setting on loadAlex Williamson1-1/+1
2010-06-22virtio-9p: Implement Security model for mksock using mknod.Venkateswararao Jujjuri (JV)3-47/+2
2010-06-22virtio-9p: Implement Security model for mknodVenkateswararao Jujjuri (JV)3-7/+43
2010-06-22virtio-9p: Security model for symlink and readlinkVenkateswararao Jujjuri (JV)3-11/+79
2010-06-22virtio-9p: Security model for mkdirVenkateswararao Jujjuri (JV)3-6/+43
2010-06-22virtio-9p: Security model for create/open2Venkateswararao Jujjuri (JV)3-8/+61
2010-06-22virtio-9p: Implemented Security model for lstat and fstatVenkateswararao Jujjuri (JV)1-4/+58
2010-06-22virtio-9p: Security model for chownVenkateswararao Jujjuri (JV)3-5/+15
2010-06-22virtio-9p: Security model for chmodVenkateswararao Jujjuri (JV)3-6/+12
2010-06-22virtio-9p: Make infrastructure for the new security model.Venkateswararao Jujjuri (JV)4-44/+68
2010-06-22virtio-9p: Introduces an option to specify the security model.Venkateswararao Jujjuri (JV)1-0/+9
2010-06-22virtio-9p: Rearrange fileop structuresVenkateswararao Jujjuri (JV)2-139/+138
2010-06-22Flush the debug message out to the log file.Venkateswararao Jujjuri (JV)1-0/+2
2010-06-22virtio-blk: fix the list operation in virtio_blk_load().Yoshiaki Tamura1-1/+1
2010-06-22scsi-bus: Add MAINTENANCE_IN and MAINTENANCE_OUT SCSIRequest xfer and mode as...Nicholas Bellinger2-0/+12
2010-06-22scsi-bus: Add PERSISTENT_RESERVE_OUT SCSIRequest->cmd.mode setupNicholas Bellinger1-0/+1
2010-06-19apic: qdev conversion cleanupBlue Swirl3-61/+80
2010-06-19apic: convert to qdevBlue Swirl2-29/+61
2010-06-19apic: avoid using CPUState internalsBlue Swirl3-28/+55
2010-06-19apic: avoid passing CPUState from CPU codeBlue Swirl1-23/+16
2010-06-19apic: avoid passing CPUState from devicesBlue Swirl3-25/+25
2010-06-19ioapic: convert to qdevBlue Swirl4-19/+51
generated by cgit v1.2.3 (git 2.25.1) at 2024-04-19 19:30:27 +0000