aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorVadim Yanitskiy <vyanitskiy@sysmocom.de>2020-06-16 01:40:10 +0700
committerVadim Yanitskiy <vyanitskiy@sysmocom.de>2020-06-16 01:40:24 +0700
commit117c176de7db9053303218d0432e9c139ab6b823 (patch)
tree94b0535acf61c99ecedb2336356fdf910ec74ecc
parentf246a925e8a8a27963d10756cc2c398324429fca (diff)
library/RSL_Types: fix RSL_IE_BS_Power: Power Level is 4 bit long
Unlike the RSL_IE_MS_Power, where power_level is 5 bit long, in the RSL_IE_BS_Power it's 4 bit long. Fix this. Change-Id: Ic0cb2275ef585754b9ae5e3d8077ca652afd9365
-rw-r--r--bts/BTS_Tests.ttcn6
-rw-r--r--library/RSL_Types.ttcn8
2 files changed, 7 insertions, 7 deletions
diff --git a/bts/BTS_Tests.ttcn b/bts/BTS_Tests.ttcn
index b098fc61..f98419d9 100644
--- a/bts/BTS_Tests.ttcn
+++ b/bts/BTS_Tests.ttcn
@@ -1697,7 +1697,7 @@ type record ConnL1Pars {
boolean toa256_enabled,
MeasElemFS meas_ul,
int16_t timing_offset_256syms,
- uint5_t bs_power_level,
+ uint4_t bs_power_level,
uint5_t ms_power_level,
uint8_t ms_actual_ta
}
@@ -2129,7 +2129,7 @@ function f_TC_rsl_bs_pwr_static_ass(charstring id) runs on ConnHdlr {
f_trxc_fake_toffs256(g_pars.l1_pars.timing_offset_256syms);
}
- var uint5_t pwr_var := 1;
+ var uint4_t pwr_var := 1;
var template (value) RSL_IE_BS_Power bs_power := ts_RSL_IE_BS_Power(pwr_var);
var template (value) RSL_IE pwr := t_RSL_IE(RSL_IE_BS_POWER, RSL_IE_Body:{bs_power := bs_power});
@@ -2152,7 +2152,7 @@ function f_TC_rsl_bs_pwr_static_power_control(charstring id) runs on ConnHdlr {
f_trxc_fake_toffs256(g_pars.l1_pars.timing_offset_256syms);
}
- var uint5_t pwr_var := 1;
+ var uint4_t pwr_var := 1;
var template (value) RSL_IE_BS_Power bs_power := ts_RSL_IE_BS_Power(pwr_var);
f_est_dchan();
diff --git a/library/RSL_Types.ttcn b/library/RSL_Types.ttcn
index 77b4e79b..af01c5d4 100644
--- a/library/RSL_Types.ttcn
+++ b/library/RSL_Types.ttcn
@@ -386,15 +386,15 @@ module RSL_Types {
coding_alg_rate := alg
}
- /* 9.3.4 */
+ /* 9.3.4 BS Power IE */
type record RSL_IE_BS_Power {
- uint1_t reserved,
+ uint2_t reserved,
boolean epc,
boolean fpc,
- uint5_t power_level
+ uint4_t power_level
}
- template (value) RSL_IE_BS_Power ts_RSL_IE_BS_Power(uint5_t power_level,
+ template (value) RSL_IE_BS_Power ts_RSL_IE_BS_Power(uint4_t power_level,
boolean epc := false, boolean fpc := false) := {
reserved := 0,
epc := epc,