Age | Commit message (Collapse) | Author | Files | Lines |
|
For good practice, use const specifier when applicable.
Signed-off-by: Tom Tsou <tom@tsou.cc>
|
|
An errant shuffle register value used in complex-complex convolution
causes distorted correlation peak-to-average values for certain TSC
values. The error effect varies for different TSC sequences with the
most noticeable effect of degraded detection on TSC 1 and no effect on
TSC 7.
Signed-off-by: Thomas Tsou <tom@tsou.cc>
|
|
Similar to the existing Intel SSE cases, add support for NEON vector
floating point SIMD processing. In this case, use ARM assembly
directly as the NEON intrinsics do not generate preferential code
output.
Currently support NEON vectorized convolution and floating point
integer conversions.
Signed-off-by: Thomas Tsou <tom@tsou.cc>
|
|
Using non-SSE4.1 enabled architecture would cause undefined
reference to 'convert_si16_ps' call.
Signed-off-by: Thomas Tsou <tom@tsou.cc>
|
|
Move x86 specific files into their own directory as this
area is about to get crowded with the addition of ARM
support.
Signed-off-by: Thomas Tsou <tom@tsou.cc>
|