aboutsummaryrefslogtreecommitdiffstats
path: root/clock-generator/clock-generator.brd
AgeCommit message (Expand)AuthorFilesLines
2019-01-28clock-gen: Add BOM information + PDF exports of schematicsHarald Welte1-73/+903
2019-01-27clock-gen: Minor changes; final version as orderedHarald Welte1-39/+51
2019-01-27clock-gen: Cosmetic changesHarald Welte1-152/+225
2019-01-27clock-gen: finish routing of PCB layoutHarald Welte1-265/+825
2019-01-26clock-gen: Connect EEPROM WP to GND to disable write-protectHarald Welte1-0/+2
2019-01-26clock-gen: Add SPI; UEXT header; mounting holes; do layout/routingHarald Welte1-139/+370
2019-01-23clock-generator: Most of the layoutHarald Welte1-516/+861
2019-01-23clock-generator: More schematics work; initial placement/groupingHarald Welte1-0/+1857