aboutsummaryrefslogtreecommitdiffstats
path: root/sysmoOCTSIM/config
AgeCommit message (Expand)AuthorFilesLines
2019-02-27Switch SERCOM7 (Debug UART) to sync mode + add STDIOHarald Welte1-0/+9
2019-02-07add ISO7816 peripheralsKévin Redon2-0/+2464
2019-02-07add 20 MHz clock outputKévin Redon1-5/+5
2019-02-07switch from dev board to prototypeKévin Redon5-238/+119
2019-02-07fix DPLL input clock divisionKévin Redon1-4/+12
2019-02-07add SERCOM peripheral for UART debugKévin Redon3-1/+359
2019-02-07use XOSC1 directly for DPLL1Kévin Redon2-4/+4
2019-02-07set DPLL1 to 100 MHzKévin Redon2-10/+10
2019-02-07remove usage of GCLK11Kévin Redon2-2/+2
2019-02-07switch CPU clock to 120 MHzKévin Redon3-13/+13
2019-02-07use external 32.768 kHz oscillator for RTCKévin Redon1-2/+2
2019-02-07change USB description to sysmoOCTSIMKévin Redon1-10/+13
2019-02-07start with USB CDC echo exampleKévin Redon10-0/+10431