aboutsummaryrefslogtreecommitdiffstats
AgeCommit message (Expand)AuthorFilesLines
2019-10-01schematic: add DNP note on JTAG and UART debug connectorsv1.5Kévin Redon1-60/+64
2019-09-03schematic: mark P1 and P2 as dot no placeKévin Redon1-0/+0
2019-09-03schematic: mark USB reset circuit as dot no placeKévin Redon2-5/+14
2019-09-03schematic: mark R19 as dot no placeKévin Redon2-0/+2
2019-09-03schematic: rename NP to DNP for clarityKévin Redon2-9/+9
2019-09-03schematic: mark JP1 and JP2 as dot no placeKévin Redon2-0/+4
2019-09-03schematic: mark R22 as dot no placeKévin Redon2-0/+2
2019-09-03schematic: mark R24 as no placeKévin Redon2-26/+28
2019-09-03schematic: mark R15 as no placeKévin Redon2-4/+8
2019-09-03schematic: make it more readableKévin Redon4-1736/+1622
2019-08-27updated libraries to KiCad 5Kévin Redon4-468/+1272
2019-08-27remove unused cable projectKévin Redon4-399/+0
2015-07-05change microcontroller to SAM3SKing Kévin18-65366/+65743
2014-06-26Update BOM for v1.4v1.4Harald Welte1-0/+0
2014-06-23export schematic, and pcb (with minor esthetic corrections)Kevin Redon24-94107/+7152
2014-06-20v1.4: Connect PA0 to 3V3; pull-up for PA1/PA2 (R25,R26)Harald Welte16-3771/+4088
2014-06-20Schematic: Make sure PA0 to PA2 are high on power-upHarald Welte1-353/+205
2013-11-16add datasheet of SPI flash component mounted on recent boardsv1.3Harald Welte1-0/+0
2013-11-11simtrace 1.3: move point of origin to lower left corner of PCBHarald Welte3-5608/+5608
2013-10-28mergeKevin Redon1-0/+0
2013-10-28BOM corrected (sorted by value) and reformatedKevin Redon4-90/+56
2013-10-27re-add BOM spreadsheet with updated v1.3 componentsHarald Welte1-0/+0
2013-10-27MCU pin 48 used to identify v1.3 by putting it to ground (with internal pull-up)Kevin Redon28-190009/+89694
2013-10-27exported fabrication filesKevin Redon40-182715/+148043
2013-10-27new components placed and routedKevin Redon1-1679/+1643
2013-10-27MBR0530 pin numbers correctedKevin Redon6-228/+251
2013-10-27new KiCAD layout format, silkscreen refdes 0.5mm, text 0.75mm, new components...Kevin Redon1-0/+10632
2013-10-27set footprints to symbolsKevin Redon1-17/+45
2013-10-27exported v1.3 netlistKevin Redon1-1005/+1135
2013-10-27v1.3 modifications: replaced IC switch with FPF2109, added schottky and pull-...Kevin Redon1-166/+390
2013-10-27added FPF210X symbol to libraryKevin Redon3-3/+62
2012-05-19Mark IC5 as "do not place" (VCC_Forward) as it doesn't work anywayv1.2_productionHarald Welte1-0/+0
2012-05-18RST_PHONE pulldown added on PCBKevin Redon30-6505/+7639
2012-05-17Add R23 (pull-up for !SIM_RST signal)Harald Welte1-47/+58
2012-05-16v1.2p fabrication exportedKevin Redon32-141627/+88041
2012-05-16C14 change to 4.7uF 0805, silkscreen improved, more space for JTAGKevin Redon4-1912/+1334
2012-05-15DRC rules violations correctedKevin Redon1-657/+517
2012-05-15SIMtrace: Improve PCB routing of GND, 3V3 and VCC tracesHarald Welte1-4148/+5879
2011-12-06hw: fabrication output generatedv1.1_productionKevin Redon3-188/+187
2011-11-05hw: sysmocom added to copper, gerber renderedKevin Redon20-1900/+4487
2011-11-05hw: solder mask between at91sam7s addedKevin Redon22-34585/+44230
2011-11-05VPP connected through bus switchKevin Redon3-5287/+1915
2011-11-03+1.8V line enlarged on C12, C15, C16. not possible on C19Kevin Redon1-225/+184
2011-11-03footprint refreched, cap near LDOKevin Redon5-2112/+2151
2011-11-01ftdi 3.3v cut in schemaKevin Redon1-17/+4
2011-07-02v1.0p corrected and rendered. BOM updatedv1.0_productionKevin Redon26-13810/+9811
2011-07-02D2 and D3 now also use STPS340U instead of 1N5819Kevin Redon6-611/+522
2011-07-02BOM updated for productionKevin Redon2-37/+37
2011-07-02PS/gerber rendered for productionKevin Redon25-18555/+19764
2011-07-02board adapted to new footprintsKevin Redon1-1262/+1652