aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorHarald Welte <laforge@gnumonks.org>2013-06-12 18:41:06 +0200
committerHarald Welte <laforge@gnumonks.org>2013-06-12 18:41:21 +0200
commiteee3243ddaa9e13bc7509a962fade8636b6ed2ab (patch)
tree482246bd1be7b95530e649ee8d22e8199047e19e
parent68ae3e3d0fd1c5cdb20cb2821a1df1dc5c8299b4 (diff)
add GEDA and gerber data for microSIM (3FF) adapter cable
Original by Kevin Redon, layout improvements by myself.
-rw-r--r--hardware/microSIM/mini-UICC.outline.gbr23
-rw-r--r--hardware/microSIM/mini-UICC.pcb925
-rw-r--r--hardware/microSIM/mini-UICC.stiffener.gbr27
-rw-r--r--hardware/microSIM/mini-UICC.top.gbr95
-rw-r--r--hardware/microSIM/mini-UICC.topmask.gbr26
5 files changed, 1096 insertions, 0 deletions
diff --git a/hardware/microSIM/mini-UICC.outline.gbr b/hardware/microSIM/mini-UICC.outline.gbr
new file mode 100644
index 0000000..e4afbd6
--- /dev/null
+++ b/hardware/microSIM/mini-UICC.outline.gbr
@@ -0,0 +1,23 @@
+G04 start of page 4 for group 2 idx 2 *
+G04 Title: (unknown), border *
+G04 Creator: pcb 20110918 *
+G04 CreationDate: Fri 16 Mar 2012 04:56:39 PM GMT UTC *
+G04 For: kevredon *
+G04 Format: Gerber/RS-274X *
+G04 PCB-Dimensions: 787402 500000 *
+G04 PCB-Coordinate-Origin: lower left *
+%MOIN*%
+%FSLAX25Y25*%
+%LNGROUP2*%
+%ADD29C,0.0079*%
+G54D29*X690341Y483071D02*X87990D01*
+X690341D02*Y455513D01*
+X87990D01*
+X25000Y487008D02*X84053D01*
+Y451576D02*Y449607D01*
+X74211Y439765D01*
+X25000D01*
+Y487008D01*
+X84053D02*G75*G03X87990Y483071I3937J0D01*G01*
+Y455513D02*G75*G03X84053Y451576I0J-3937D01*G01*
+M02*
diff --git a/hardware/microSIM/mini-UICC.pcb b/hardware/microSIM/mini-UICC.pcb
new file mode 100644
index 0000000..c7f4f0d
--- /dev/null
+++ b/hardware/microSIM/mini-UICC.pcb
@@ -0,0 +1,925 @@
+# release: pcb-gtk 20110918
+
+# To read pcb files, the pcb version (or the git source date) must be >= the file version
+FileVersion[20070407]
+
+PCB["" 787402 500000]
+
+Grid[196.0 0 0 1]
+Cursor[38384 31495 0.000000]
+PolyArea[3100.006200]
+Thermal[0.500000]
+DRC[1000 1000 1000 1000 1500 1000]
+Flags("showdrc,nameonpcb,clearnew,snappin")
+Groups("1,c:2,s:3")
+Styles["Signal,1969,3600,2000,1000:Power,3150,6000,3500,1000:Fat,8661,6000,3500,1000:Skinny,787,2402,1181,600"]
+
+Symbol[' ' 1800]
+(
+)
+Symbol['!' 1200]
+(
+ SymbolLine[0 4500 0 5000 800]
+ SymbolLine[0 1000 0 3500 800]
+)
+Symbol['"' 1200]
+(
+ SymbolLine[0 1000 0 2000 800]
+ SymbolLine[1000 1000 1000 2000 800]
+)
+Symbol['#' 1200]
+(
+ SymbolLine[0 3500 2000 3500 800]
+ SymbolLine[0 2500 2000 2500 800]
+ SymbolLine[1500 2000 1500 4000 800]
+ SymbolLine[500 2000 500 4000 800]
+)
+Symbol['$' 1200]
+(
+ SymbolLine[1500 1500 2000 2000 800]
+ SymbolLine[500 1500 1500 1500 800]
+ SymbolLine[0 2000 500 1500 800]
+ SymbolLine[0 2000 0 2500 800]
+ SymbolLine[0 2500 500 3000 800]
+ SymbolLine[500 3000 1500 3000 800]
+ SymbolLine[1500 3000 2000 3500 800]
+ SymbolLine[2000 3500 2000 4000 800]
+ SymbolLine[1500 4500 2000 4000 800]
+ SymbolLine[500 4500 1500 4500 800]
+ SymbolLine[0 4000 500 4500 800]
+ SymbolLine[1000 1000 1000 5000 800]
+)
+Symbol['%' 1200]
+(
+ SymbolLine[0 1500 0 2000 800]
+ SymbolLine[0 1500 500 1000 800]
+ SymbolLine[500 1000 1000 1000 800]
+ SymbolLine[1000 1000 1500 1500 800]
+ SymbolLine[1500 1500 1500 2000 800]
+ SymbolLine[1000 2500 1500 2000 800]
+ SymbolLine[500 2500 1000 2500 800]
+ SymbolLine[0 2000 500 2500 800]
+ SymbolLine[0 5000 4000 1000 800]
+ SymbolLine[3500 5000 4000 4500 800]
+ SymbolLine[4000 4000 4000 4500 800]
+ SymbolLine[3500 3500 4000 4000 800]
+ SymbolLine[3000 3500 3500 3500 800]
+ SymbolLine[2500 4000 3000 3500 800]
+ SymbolLine[2500 4000 2500 4500 800]
+ SymbolLine[2500 4500 3000 5000 800]
+ SymbolLine[3000 5000 3500 5000 800]
+)
+Symbol['&' 1200]
+(
+ SymbolLine[0 4500 500 5000 800]
+ SymbolLine[0 1500 0 2500 800]
+ SymbolLine[0 1500 500 1000 800]
+ SymbolLine[0 3500 1500 2000 800]
+ SymbolLine[500 5000 1000 5000 800]
+ SymbolLine[1000 5000 2000 4000 800]
+ SymbolLine[0 2500 2500 5000 800]
+ SymbolLine[500 1000 1000 1000 800]
+ SymbolLine[1000 1000 1500 1500 800]
+ SymbolLine[1500 1500 1500 2000 800]
+ SymbolLine[0 3500 0 4500 800]
+)
+Symbol[''' 1200]
+(
+ SymbolLine[0 2000 1000 1000 800]
+)
+Symbol['(' 1200]
+(
+ SymbolLine[0 4500 500 5000 800]
+ SymbolLine[0 1500 500 1000 800]
+ SymbolLine[0 1500 0 4500 800]
+)
+Symbol[')' 1200]
+(
+ SymbolLine[0 1000 500 1500 800]
+ SymbolLine[500 1500 500 4500 800]
+ SymbolLine[0 5000 500 4500 800]
+)
+Symbol['*' 1200]
+(
+ SymbolLine[0 2000 2000 4000 800]
+ SymbolLine[0 4000 2000 2000 800]
+ SymbolLine[0 3000 2000 3000 800]
+ SymbolLine[1000 2000 1000 4000 800]
+)
+Symbol['+' 1200]
+(
+ SymbolLine[0 3000 2000 3000 800]
+ SymbolLine[1000 2000 1000 4000 800]
+)
+Symbol[',' 1200]
+(
+ SymbolLine[0 6000 1000 5000 800]
+)
+Symbol['-' 1200]
+(
+ SymbolLine[0 3000 2000 3000 800]
+)
+Symbol['.' 1200]
+(
+ SymbolLine[0 5000 500 5000 800]
+)
+Symbol['/' 1200]
+(
+ SymbolLine[0 4500 3000 1500 800]
+)
+Symbol['0' 1200]
+(
+ SymbolLine[0 4500 500 5000 800]
+ SymbolLine[0 1500 0 4500 800]
+ SymbolLine[0 1500 500 1000 800]
+ SymbolLine[500 1000 1500 1000 800]
+ SymbolLine[1500 1000 2000 1500 800]
+ SymbolLine[2000 1500 2000 4500 800]
+ SymbolLine[1500 5000 2000 4500 800]
+ SymbolLine[500 5000 1500 5000 800]
+ SymbolLine[0 4000 2000 2000 800]
+)
+Symbol['1' 1200]
+(
+ SymbolLine[500 5000 1500 5000 800]
+ SymbolLine[1000 1000 1000 5000 800]
+ SymbolLine[0 2000 1000 1000 800]
+)
+Symbol['2' 1200]
+(
+ SymbolLine[0 1500 500 1000 800]
+ SymbolLine[500 1000 2000 1000 800]
+ SymbolLine[2000 1000 2500 1500 800]
+ SymbolLine[2500 1500 2500 2500 800]
+ SymbolLine[0 5000 2500 2500 800]
+ SymbolLine[0 5000 2500 5000 800]
+)
+Symbol['3' 1200]
+(
+ SymbolLine[0 1500 500 1000 800]
+ SymbolLine[500 1000 1500 1000 800]
+ SymbolLine[1500 1000 2000 1500 800]
+ SymbolLine[2000 1500 2000 4500 800]
+ SymbolLine[1500 5000 2000 4500 800]
+ SymbolLine[500 5000 1500 5000 800]
+ SymbolLine[0 4500 500 5000 800]
+ SymbolLine[500 3000 2000 3000 800]
+)
+Symbol['4' 1200]
+(
+ SymbolLine[0 3000 2000 1000 800]
+ SymbolLine[0 3000 2500 3000 800]
+ SymbolLine[2000 1000 2000 5000 800]
+)
+Symbol['5' 1200]
+(
+ SymbolLine[0 1000 2000 1000 800]
+ SymbolLine[0 1000 0 3000 800]
+ SymbolLine[0 3000 500 2500 800]
+ SymbolLine[500 2500 1500 2500 800]
+ SymbolLine[1500 2500 2000 3000 800]
+ SymbolLine[2000 3000 2000 4500 800]
+ SymbolLine[1500 5000 2000 4500 800]
+ SymbolLine[500 5000 1500 5000 800]
+ SymbolLine[0 4500 500 5000 800]
+)
+Symbol['6' 1200]
+(
+ SymbolLine[1500 1000 2000 1500 800]
+ SymbolLine[500 1000 1500 1000 800]
+ SymbolLine[0 1500 500 1000 800]
+ SymbolLine[0 1500 0 4500 800]
+ SymbolLine[0 4500 500 5000 800]
+ SymbolLine[1500 3000 2000 3500 800]
+ SymbolLine[0 3000 1500 3000 800]
+ SymbolLine[500 5000 1500 5000 800]
+ SymbolLine[1500 5000 2000 4500 800]
+ SymbolLine[2000 3500 2000 4500 800]
+)
+Symbol['7' 1200]
+(
+ SymbolLine[0 5000 2500 2500 800]
+ SymbolLine[2500 1000 2500 2500 800]
+ SymbolLine[0 1000 2500 1000 800]
+)
+Symbol['8' 1200]
+(
+ SymbolLine[0 4500 500 5000 800]
+ SymbolLine[0 3500 0 4500 800]
+ SymbolLine[0 3500 500 3000 800]
+ SymbolLine[500 3000 1500 3000 800]
+ SymbolLine[1500 3000 2000 3500 800]
+ SymbolLine[2000 3500 2000 4500 800]
+ SymbolLine[1500 5000 2000 4500 800]
+ SymbolLine[500 5000 1500 5000 800]
+ SymbolLine[0 2500 500 3000 800]
+ SymbolLine[0 1500 0 2500 800]
+ SymbolLine[0 1500 500 1000 800]
+ SymbolLine[500 1000 1500 1000 800]
+ SymbolLine[1500 1000 2000 1500 800]
+ SymbolLine[2000 1500 2000 2500 800]
+ SymbolLine[1500 3000 2000 2500 800]
+)
+Symbol['9' 1200]
+(
+ SymbolLine[0 5000 2000 3000 800]
+ SymbolLine[2000 1500 2000 3000 800]
+ SymbolLine[1500 1000 2000 1500 800]
+ SymbolLine[500 1000 1500 1000 800]
+ SymbolLine[0 1500 500 1000 800]
+ SymbolLine[0 1500 0 2500 800]
+ SymbolLine[0 2500 500 3000 800]
+ SymbolLine[500 3000 2000 3000 800]
+)
+Symbol[':' 1200]
+(
+ SymbolLine[0 2500 500 2500 800]
+ SymbolLine[0 3500 500 3500 800]
+)
+Symbol[';' 1200]
+(
+ SymbolLine[0 5000 1000 4000 800]
+ SymbolLine[1000 2500 1000 3000 800]
+)
+Symbol['<' 1200]
+(
+ SymbolLine[0 3000 1000 2000 800]
+ SymbolLine[0 3000 1000 4000 800]
+)
+Symbol['=' 1200]
+(
+ SymbolLine[0 2500 2000 2500 800]
+ SymbolLine[0 3500 2000 3500 800]
+)
+Symbol['>' 1200]
+(
+ SymbolLine[0 2000 1000 3000 800]
+ SymbolLine[0 4000 1000 3000 800]
+)
+Symbol['?' 1200]
+(
+ SymbolLine[1000 3000 1000 3500 800]
+ SymbolLine[1000 4500 1000 5000 800]
+ SymbolLine[0 1500 0 2000 800]
+ SymbolLine[0 1500 500 1000 800]
+ SymbolLine[500 1000 1500 1000 800]
+ SymbolLine[1500 1000 2000 1500 800]
+ SymbolLine[2000 1500 2000 2000 800]
+ SymbolLine[1000 3000 2000 2000 800]
+)
+Symbol['@' 1200]
+(
+ SymbolLine[0 1000 0 4000 800]
+ SymbolLine[0 4000 1000 5000 800]
+ SymbolLine[1000 5000 4000 5000 800]
+ SymbolLine[5000 3500 5000 1000 800]
+ SymbolLine[5000 1000 4000 0 800]
+ SymbolLine[4000 0 1000 0 800]
+ SymbolLine[1000 0 0 1000 800]
+ SymbolLine[1500 2000 1500 3000 800]
+ SymbolLine[1500 3000 2000 3500 800]
+ SymbolLine[2000 3500 3000 3500 800]
+ SymbolLine[3000 3500 3500 3000 800]
+ SymbolLine[3500 3000 4000 3500 800]
+ SymbolLine[3500 3000 3500 1500 800]
+ SymbolLine[3500 2000 3000 1500 800]
+ SymbolLine[2000 1500 3000 1500 800]
+ SymbolLine[2000 1500 1500 2000 800]
+ SymbolLine[4000 3500 5000 3500 800]
+)
+Symbol['A' 1200]
+(
+ SymbolLine[0 1500 0 5000 800]
+ SymbolLine[0 1500 500 1000 800]
+ SymbolLine[500 1000 2000 1000 800]
+ SymbolLine[2000 1000 2500 1500 800]
+ SymbolLine[2500 1500 2500 5000 800]
+ SymbolLine[0 3000 2500 3000 800]
+)
+Symbol['B' 1200]
+(
+ SymbolLine[0 5000 2000 5000 800]
+ SymbolLine[2000 5000 2500 4500 800]
+ SymbolLine[2500 3500 2500 4500 800]
+ SymbolLine[2000 3000 2500 3500 800]
+ SymbolLine[500 3000 2000 3000 800]
+ SymbolLine[500 1000 500 5000 800]
+ SymbolLine[0 1000 2000 1000 800]
+ SymbolLine[2000 1000 2500 1500 800]
+ SymbolLine[2500 1500 2500 2500 800]
+ SymbolLine[2000 3000 2500 2500 800]
+)
+Symbol['C' 1200]
+(
+ SymbolLine[500 5000 2000 5000 800]
+ SymbolLine[0 4500 500 5000 800]
+ SymbolLine[0 1500 0 4500 800]
+ SymbolLine[0 1500 500 1000 800]
+ SymbolLine[500 1000 2000 1000 800]
+)
+Symbol['D' 1200]
+(
+ SymbolLine[500 1000 500 5000 800]
+ SymbolLine[2000 1000 2500 1500 800]
+ SymbolLine[2500 1500 2500 4500 800]
+ SymbolLine[2000 5000 2500 4500 800]
+ SymbolLine[0 5000 2000 5000 800]
+ SymbolLine[0 1000 2000 1000 800]
+)
+Symbol['E' 1200]
+(
+ SymbolLine[0 3000 1500 3000 800]
+ SymbolLine[0 5000 2000 5000 800]
+ SymbolLine[0 1000 0 5000 800]
+ SymbolLine[0 1000 2000 1000 800]
+)
+Symbol['F' 1200]
+(
+ SymbolLine[0 1000 0 5000 800]
+ SymbolLine[0 1000 2000 1000 800]
+ SymbolLine[0 3000 1500 3000 800]
+)
+Symbol['G' 1200]
+(
+ SymbolLine[2000 1000 2500 1500 800]
+ SymbolLine[500 1000 2000 1000 800]
+ SymbolLine[0 1500 500 1000 800]
+ SymbolLine[0 1500 0 4500 800]
+ SymbolLine[0 4500 500 5000 800]
+ SymbolLine[500 5000 2000 5000 800]
+ SymbolLine[2000 5000 2500 4500 800]
+ SymbolLine[2500 3500 2500 4500 800]
+ SymbolLine[2000 3000 2500 3500 800]
+ SymbolLine[1000 3000 2000 3000 800]
+)
+Symbol['H' 1200]
+(
+ SymbolLine[0 1000 0 5000 800]
+ SymbolLine[2500 1000 2500 5000 800]
+ SymbolLine[0 3000 2500 3000 800]
+)
+Symbol['I' 1200]
+(
+ SymbolLine[0 1000 1000 1000 800]
+ SymbolLine[500 1000 500 5000 800]
+ SymbolLine[0 5000 1000 5000 800]
+)
+Symbol['J' 1200]
+(
+ SymbolLine[0 1000 1500 1000 800]
+ SymbolLine[1500 1000 1500 4500 800]
+ SymbolLine[1000 5000 1500 4500 800]
+ SymbolLine[500 5000 1000 5000 800]
+ SymbolLine[0 4500 500 5000 800]
+)
+Symbol['K' 1200]
+(
+ SymbolLine[0 1000 0 5000 800]
+ SymbolLine[0 3000 2000 1000 800]
+ SymbolLine[0 3000 2000 5000 800]
+)
+Symbol['L' 1200]
+(
+ SymbolLine[0 1000 0 5000 800]
+ SymbolLine[0 5000 2000 5000 800]
+)
+Symbol['M' 1200]
+(
+ SymbolLine[0 1000 0 5000 800]
+ SymbolLine[0 1000 1500 2500 800]
+ SymbolLine[1500 2500 3000 1000 800]
+ SymbolLine[3000 1000 3000 5000 800]
+)
+Symbol['N' 1200]
+(
+ SymbolLine[0 1000 0 5000 800]
+ SymbolLine[0 1000 0 1500 800]
+ SymbolLine[0 1500 2500 4000 800]
+ SymbolLine[2500 1000 2500 5000 800]
+)
+Symbol['O' 1200]
+(
+ SymbolLine[0 1500 0 4500 800]
+ SymbolLine[0 1500 500 1000 800]
+ SymbolLine[500 1000 1500 1000 800]
+ SymbolLine[1500 1000 2000 1500 800]
+ SymbolLine[2000 1500 2000 4500 800]
+ SymbolLine[1500 5000 2000 4500 800]
+ SymbolLine[500 5000 1500 5000 800]
+ SymbolLine[0 4500 500 5000 800]
+)
+Symbol['P' 1200]
+(
+ SymbolLine[500 1000 500 5000 800]
+ SymbolLine[0 1000 2000 1000 800]
+ SymbolLine[2000 1000 2500 1500 800]
+ SymbolLine[2500 1500 2500 2500 800]
+ SymbolLine[2000 3000 2500 2500 800]
+ SymbolLine[500 3000 2000 3000 800]
+)
+Symbol['Q' 1200]
+(
+ SymbolLine[0 1500 0 4500 800]
+ SymbolLine[0 1500 500 1000 800]
+ SymbolLine[500 1000 1500 1000 800]
+ SymbolLine[1500 1000 2000 1500 800]
+ SymbolLine[2000 1500 2000 4500 800]
+ SymbolLine[1500 5000 2000 4500 800]
+ SymbolLine[500 5000 1500 5000 800]
+ SymbolLine[0 4500 500 5000 800]
+ SymbolLine[1000 4000 2000 5000 800]
+)
+Symbol['R' 1200]
+(
+ SymbolLine[0 1000 2000 1000 800]
+ SymbolLine[2000 1000 2500 1500 800]
+ SymbolLine[2500 1500 2500 2500 800]
+ SymbolLine[2000 3000 2500 2500 800]
+ SymbolLine[500 3000 2000 3000 800]
+ SymbolLine[500 1000 500 5000 800]
+ SymbolLine[500 3000 2500 5000 800]
+)
+Symbol['S' 1200]
+(
+ SymbolLine[2000 1000 2500 1500 800]
+ SymbolLine[500 1000 2000 1000 800]
+ SymbolLine[0 1500 500 1000 800]
+ SymbolLine[0 1500 0 2500 800]
+ SymbolLine[0 2500 500 3000 800]
+ SymbolLine[500 3000 2000 3000 800]
+ SymbolLine[2000 3000 2500 3500 800]
+ SymbolLine[2500 3500 2500 4500 800]
+ SymbolLine[2000 5000 2500 4500 800]
+ SymbolLine[500 5000 2000 5000 800]
+ SymbolLine[0 4500 500 5000 800]
+)
+Symbol['T' 1200]
+(
+ SymbolLine[0 1000 2000 1000 800]
+ SymbolLine[1000 1000 1000 5000 800]
+)
+Symbol['U' 1200]
+(
+ SymbolLine[0 1000 0 4500 800]
+ SymbolLine[0 4500 500 5000 800]
+ SymbolLine[500 5000 1500 5000 800]
+ SymbolLine[1500 5000 2000 4500 800]
+ SymbolLine[2000 1000 2000 4500 800]
+)
+Symbol['V' 1200]
+(
+ SymbolLine[0 1000 0 4000 800]
+ SymbolLine[0 4000 1000 5000 800]
+ SymbolLine[1000 5000 2000 4000 800]
+ SymbolLine[2000 1000 2000 4000 800]
+)
+Symbol['W' 1200]
+(
+ SymbolLine[0 1000 0 5000 800]
+ SymbolLine[0 5000 1500 3500 800]
+ SymbolLine[1500 3500 3000 5000 800]
+ SymbolLine[3000 1000 3000 5000 800]
+)
+Symbol['X' 1200]
+(
+ SymbolLine[0 1000 0 1500 800]
+ SymbolLine[0 1500 2500 4000 800]
+ SymbolLine[2500 4000 2500 5000 800]
+ SymbolLine[0 4000 0 5000 800]
+ SymbolLine[0 4000 2500 1500 800]
+ SymbolLine[2500 1000 2500 1500 800]
+)
+Symbol['Y' 1200]
+(
+ SymbolLine[0 1000 0 1500 800]
+ SymbolLine[0 1500 1000 2500 800]
+ SymbolLine[1000 2500 2000 1500 800]
+ SymbolLine[2000 1000 2000 1500 800]
+ SymbolLine[1000 2500 1000 5000 800]
+)
+Symbol['Z' 1200]
+(
+ SymbolLine[0 1000 2500 1000 800]
+ SymbolLine[2500 1000 2500 1500 800]
+ SymbolLine[0 4000 2500 1500 800]
+ SymbolLine[0 4000 0 5000 800]
+ SymbolLine[0 5000 2500 5000 800]
+)
+Symbol['[' 1200]
+(
+ SymbolLine[0 1000 500 1000 800]
+ SymbolLine[0 1000 0 5000 800]
+ SymbolLine[0 5000 500 5000 800]
+)
+Symbol['\' 1200]
+(
+ SymbolLine[0 1500 3000 4500 800]
+)
+Symbol[']' 1200]
+(
+ SymbolLine[0 1000 500 1000 800]
+ SymbolLine[500 1000 500 5000 800]
+ SymbolLine[0 5000 500 5000 800]
+)
+Symbol['^' 1200]
+(
+ SymbolLine[0 1500 500 1000 800]
+ SymbolLine[500 1000 1000 1500 800]
+)
+Symbol['_' 1200]
+(
+ SymbolLine[0 5000 2000 5000 800]
+)
+Symbol['a' 1200]
+(
+ SymbolLine[1500 3000 2000 3500 800]
+ SymbolLine[500 3000 1500 3000 800]
+ SymbolLine[0 3500 500 3000 800]
+ SymbolLine[0 3500 0 4500 800]
+ SymbolLine[0 4500 500 5000 800]
+ SymbolLine[2000 3000 2000 4500 800]
+ SymbolLine[2000 4500 2500 5000 800]
+ SymbolLine[500 5000 1500 5000 800]
+ SymbolLine[1500 5000 2000 4500 800]
+)
+Symbol['b' 1200]
+(
+ SymbolLine[0 1000 0 5000 800]
+ SymbolLine[0 4500 500 5000 800]
+ SymbolLine[500 5000 1500 5000 800]
+ SymbolLine[1500 5000 2000 4500 800]
+ SymbolLine[2000 3500 2000 4500 800]
+ SymbolLine[1500 3000 2000 3500 800]
+ SymbolLine[500 3000 1500 3000 800]
+ SymbolLine[0 3500 500 3000 800]
+)
+Symbol['c' 1200]
+(
+ SymbolLine[500 3000 2000 3000 800]
+ SymbolLine[0 3500 500 3000 800]
+ SymbolLine[0 3500 0 4500 800]
+ SymbolLine[0 4500 500 5000 800]
+ SymbolLine[500 5000 2000 5000 800]
+)
+Symbol['d' 1200]
+(
+ SymbolLine[2000 1000 2000 5000 800]
+ SymbolLine[1500 5000 2000 4500 800]
+ SymbolLine[500 5000 1500 5000 800]
+ SymbolLine[0 4500 500 5000 800]
+ SymbolLine[0 3500 0 4500 800]
+ SymbolLine[0 3500 500 3000 800]
+ SymbolLine[500 3000 1500 3000 800]
+ SymbolLine[1500 3000 2000 3500 800]
+)
+Symbol['e' 1200]
+(
+ SymbolLine[500 5000 2000 5000 800]
+ SymbolLine[0 4500 500 5000 800]
+ SymbolLine[0 3500 0 4500 800]
+ SymbolLine[0 3500 500 3000 800]
+ SymbolLine[500 3000 1500 3000 800]
+ SymbolLine[1500 3000 2000 3500 800]
+ SymbolLine[0 4000 2000 4000 800]
+ SymbolLine[2000 4000 2000 3500 800]
+)
+Symbol['f' 1000]
+(
+ SymbolLine[500 1500 500 5000 800]
+ SymbolLine[500 1500 1000 1000 800]
+ SymbolLine[1000 1000 1500 1000 800]
+ SymbolLine[0 3000 1000 3000 800]
+)
+Symbol['g' 1200]
+(
+ SymbolLine[1500 3000 2000 3500 800]
+ SymbolLine[500 3000 1500 3000 800]
+ SymbolLine[0 3500 500 3000 800]
+ SymbolLine[0 3500 0 4500 800]
+ SymbolLine[0 4500 500 5000 800]
+ SymbolLine[500 5000 1500 5000 800]
+ SymbolLine[1500 5000 2000 4500 800]
+ SymbolLine[0 6000 500 6500 800]
+ SymbolLine[500 6500 1500 6500 800]
+ SymbolLine[1500 6500 2000 6000 800]
+ SymbolLine[2000 3000 2000 6000 800]
+)
+Symbol['h' 1200]
+(
+ SymbolLine[0 1000 0 5000 800]
+ SymbolLine[0 3500 500 3000 800]
+ SymbolLine[500 3000 1500 3000 800]
+ SymbolLine[1500 3000 2000 3500 800]
+ SymbolLine[2000 3500 2000 5000 800]
+)
+Symbol['i' 1000]
+(
+ SymbolLine[0 2000 0 2500 800]
+ SymbolLine[0 3500 0 5000 800]
+)
+Symbol['j' 1000]
+(
+ SymbolLine[500 2000 500 2500 800]
+ SymbolLine[500 3500 500 6000 800]
+ SymbolLine[0 6500 500 6000 800]
+)
+Symbol['k' 1200]
+(
+ SymbolLine[0 1000 0 5000 800]
+ SymbolLine[0 3500 1500 5000 800]
+ SymbolLine[0 3500 1000 2500 800]
+)
+Symbol['l' 1000]
+(
+ SymbolLine[0 1000 0 4500 800]
+ SymbolLine[0 4500 500 5000 800]
+)
+Symbol['m' 1200]
+(
+ SymbolLine[500 3500 500 5000 800]
+ SymbolLine[500 3500 1000 3000 800]
+ SymbolLine[1000 3000 1500 3000 800]
+ SymbolLine[1500 3000 2000 3500 800]
+ SymbolLine[2000 3500 2000 5000 800]
+ SymbolLine[2000 3500 2500 3000 800]
+ SymbolLine[2500 3000 3000 3000 800]
+ SymbolLine[3000 3000 3500 3500 800]
+ SymbolLine[3500 3500 3500 5000 800]
+ SymbolLine[0 3000 500 3500 800]
+)
+Symbol['n' 1200]
+(
+ SymbolLine[500 3500 500 5000 800]
+ SymbolLine[500 3500 1000 3000 800]
+ SymbolLine[1000 3000 1500 3000 800]
+ SymbolLine[1500 3000 2000 3500 800]
+ SymbolLine[2000 3500 2000 5000 800]
+ SymbolLine[0 3000 500 3500 800]
+)
+Symbol['o' 1200]
+(
+ SymbolLine[0 3500 0 4500 800]
+ SymbolLine[0 3500 500 3000 800]
+ SymbolLine[500 3000 1500 3000 800]
+ SymbolLine[1500 3000 2000 3500 800]
+ SymbolLine[2000 3500 2000 4500 800]
+ SymbolLine[1500 5000 2000 4500 800]
+ SymbolLine[500 5000 1500 5000 800]
+ SymbolLine[0 4500 500 5000 800]
+)
+Symbol['p' 1200]
+(
+ SymbolLine[500 3500 500 6500 800]
+ SymbolLine[0 3000 500 3500 800]
+ SymbolLine[500 3500 1000 3000 800]
+ SymbolLine[1000 3000 2000 3000 800]
+ SymbolLine[2000 3000 2500 3500 800]
+ SymbolLine[2500 3500 2500 4500 800]
+ SymbolLine[2000 5000 2500 4500 800]
+ SymbolLine[1000 5000 2000 5000 800]
+ SymbolLine[500 4500 1000 5000 800]
+)
+Symbol['q' 1200]
+(
+ SymbolLine[2000 3500 2000 6500 800]
+ SymbolLine[1500 3000 2000 3500 800]
+ SymbolLine[500 3000 1500 3000 800]
+ SymbolLine[0 3500 500 3000 800]
+ SymbolLine[0 3500 0 4500 800]
+ SymbolLine[0 4500 500 5000 800]
+ SymbolLine[500 5000 1500 5000 800]
+ SymbolLine[1500 5000 2000 4500 800]
+)
+Symbol['r' 1200]
+(
+ SymbolLine[500 3500 500 5000 800]
+ SymbolLine[500 3500 1000 3000 800]
+ SymbolLine[1000 3000 2000 3000 800]
+ SymbolLine[0 3000 500 3500 800]
+)
+Symbol['s' 1200]
+(
+ SymbolLine[500 5000 2000 5000 800]
+ SymbolLine[2000 5000 2500 4500 800]
+ SymbolLine[2000 4000 2500 4500 800]
+ SymbolLine[500 4000 2000 4000 800]
+ SymbolLine[0 3500 500 4000 800]
+ SymbolLine[0 3500 500 3000 800]
+ SymbolLine[500 3000 2000 3000 800]
+ SymbolLine[2000 3000 2500 3500 800]
+ SymbolLine[0 4500 500 5000 800]
+)
+Symbol['t' 1000]
+(
+ SymbolLine[500 1000 500 4500 800]
+ SymbolLine[500 4500 1000 5000 800]
+ SymbolLine[0 2500 1000 2500 800]
+)
+Symbol['u' 1200]
+(
+ SymbolLine[0 3000 0 4500 800]
+ SymbolLine[0 4500 500 5000 800]
+ SymbolLine[500 5000 1500 5000 800]
+ SymbolLine[1500 5000 2000 4500 800]
+ SymbolLine[2000 3000 2000 4500 800]
+)
+Symbol['v' 1200]
+(
+ SymbolLine[0 3000 0 4000 800]
+ SymbolLine[0 4000 1000 5000 800]
+ SymbolLine[1000 5000 2000 4000 800]
+ SymbolLine[2000 3000 2000 4000 800]
+)
+Symbol['w' 1200]
+(
+ SymbolLine[0 3000 0 4500 800]
+ SymbolLine[0 4500 500 5000 800]
+ SymbolLine[500 5000 1000 5000 800]
+ SymbolLine[1000 5000 1500 4500 800]
+ SymbolLine[1500 3000 1500 4500 800]
+ SymbolLine[1500 4500 2000 5000 800]
+ SymbolLine[2000 5000 2500 5000 800]
+ SymbolLine[2500 5000 3000 4500 800]
+ SymbolLine[3000 3000 3000 4500 800]
+)
+Symbol['x' 1200]
+(
+ SymbolLine[0 3000 2000 5000 800]
+ SymbolLine[0 5000 2000 3000 800]
+)
+Symbol['y' 1200]
+(
+ SymbolLine[0 3000 0 4500 800]
+ SymbolLine[0 4500 500 5000 800]
+ SymbolLine[2000 3000 2000 6000 800]
+ SymbolLine[1500 6500 2000 6000 800]
+ SymbolLine[500 6500 1500 6500 800]
+ SymbolLine[0 6000 500 6500 800]
+ SymbolLine[500 5000 1500 5000 800]
+ SymbolLine[1500 5000 2000 4500 800]
+)
+Symbol['z' 1200]
+(
+ SymbolLine[0 3000 2000 3000 800]
+ SymbolLine[0 5000 2000 3000 800]
+ SymbolLine[0 5000 2000 5000 800]
+)
+Symbol['{' 1200]
+(
+ SymbolLine[500 1500 1000 1000 800]
+ SymbolLine[500 1500 500 2500 800]
+ SymbolLine[0 3000 500 2500 800]
+ SymbolLine[0 3000 500 3500 800]
+ SymbolLine[500 3500 500 4500 800]
+ SymbolLine[500 4500 1000 5000 800]
+)
+Symbol['|' 1200]
+(
+ SymbolLine[0 1000 0 5000 800]
+)
+Symbol['}' 1200]
+(
+ SymbolLine[0 1000 500 1500 800]
+ SymbolLine[500 1500 500 2500 800]
+ SymbolLine[500 2500 1000 3000 800]
+ SymbolLine[500 3500 1000 3000 800]
+ SymbolLine[500 3500 500 4500 800]
+ SymbolLine[0 5000 500 4500 800]
+)
+Symbol['~' 1200]
+(
+ SymbolLine[0 3500 500 3000 800]
+ SymbolLine[500 3000 1000 3000 800]
+ SymbolLine[1000 3000 1500 3500 800]
+ SymbolLine[1500 3500 2000 3500 800]
+ SymbolLine[2000 3500 2500 3000 800]
+)
+Attribute("PCB::grid::unit" "mm")
+Attribute("import::src0" "/home/kevredon/FFC.pcb")
+
+Element["" "" "" "" 54526 36613 -12008 -8071 0 100 ""]
+(
+ Pad[11023 4724 12598 4724 8661 2000 10661 "7" "7" "square,edge2"]
+ Pad[11023 -5118 12598 -5118 8661 2000 10661 "6" "6" "square,edge2"]
+ Pad[11023 -14960 12598 -14960 8661 2000 10661 "5" "5" "square,edge2"]
+ Pad[-16929 4724 -15354 4724 8661 2000 10661 "3" "3" "square"]
+ Pad[-16929 -5118 -15354 -5118 8661 2000 10661 "2" "2" "square"]
+ Pad[-16929 -14960 -15354 -14960 8661 2000 10661 "1" "1" "square"]
+ ElementLine [19686 23631 -29526 23631 787]
+ ElementLine [29529 13788 19686 23631 787]
+ ElementLine [29529 -23613 29529 13788 787]
+ ElementLine [-29526 23631 -29526 -23606 787]
+ ElementLine [-29526 -23613 29529 -23613 787]
+
+ )
+
+Element["" "" "" "" 674593 30708 -2756 -12795 3 100 ""]
+(
+ Pad[1772 -9842 13976 -9842 3543 787 4331 "6" "6" "square,edge2"]
+ Pad[1772 -5905 13976 -5905 3543 787 4331 "5" "5" "square,edge2"]
+ Pad[1772 -1968 13976 -1968 3543 787 4331 "4" "4" "square,edge2"]
+ Pad[1772 1968 13976 1968 3543 787 4331 "3" "3" "square,edge2"]
+ Pad[1772 5905 13976 5905 3543 787 4331 "2" "2" "square,edge2"]
+ Pad[1772 9842 13976 9842 3543 787 4331 "1" "1" "square,edge2"]
+ ElementLine [-15747 -13777 15745 -13777 787]
+ ElementLine [15745 -13777 15748 -13779 787]
+ ElementLine [15748 -13779 15748 13781 787]
+ ElementLine [15748 13781 15749 13782 787]
+ ElementLine [15749 13782 3 13782 787]
+ ElementLine [3 13782 -15748 13779 787]
+ ElementLine [0 -13775 -2 -13777 787]
+ ElementLine [-15748 13779 -15748 -13775 787]
+
+ )
+Layer(1 "component")
+(
+ Line[37599 47252 37599 41740 1969 2000 "clearline"]
+ Line[36025 52370 30907 47252 1969 2000 "clearline"]
+ Line[30907 47252 30907 33472 1969 2000 "clearline"]
+ Line[30907 33472 32481 31897 1969 2000 "clearline"]
+ Line[32481 31897 37993 31897 1969 2000 "clearline"]
+ Line[73819 55913 35237 55913 1969 2000 "clearline"]
+ Line[35237 55913 27757 48433 1969 2000 "clearline"]
+ Line[27757 48433 27757 24811 1969 2000 "clearline"]
+ Line[27757 24811 30907 21661 1969 2000 "clearline"]
+ Line[30907 21661 38387 21661 1969 2000 "clearline"]
+ Line[73032 52370 36025 52370 1969 2000 "clearline"]
+ Line[682467 28740 81300 28748 1969 2000 "clearline"]
+ Line[682467 36613 82087 36622 1969 2000 "clearline"]
+ Line[682469 32685 81696 32682 1969 2000 "clearline"]
+ Line[682467 20866 68308 20874 1969 2000 "clearline"]
+ Line[68494 20874 67116 20874 1969 2000 "clearline"]
+ Line[67116 20874 66337 21653 1969 2000 "clearline"]
+ Line[84672 20874 81634 20874 1969 2000 "clearline"]
+ Line[78890 20874 88984 20874 1969 2000 "clearline"]
+ Line[78907 24811 76129 24811 1969 2000 "clearline"]
+ Line[76129 24811 72324 28616 1969 2000 "clearline"]
+ Line[72324 28616 69216 28616 1969 2000 "clearline"]
+ Line[69216 28616 66336 31495 1969 2000 "clearline"]
+ Line[80948 28748 76896 28748 1969 2000 "clearline"]
+ Line[76896 28748 73892 31752 1969 2000 "clearline"]
+ Line[73892 31752 73892 39396 1969 2000 "clearline"]
+ Line[73892 39396 72128 41160 1969 2000 "clearline"]
+ Line[72128 41160 66514 41160 1969 2000 "clearline"]
+ Line[66514 41160 66336 41337 1969 2000 "clearline"]
+ Line[81536 32682 78450 32682 1969 2000 "clearline"]
+ Line[78450 32682 77224 33908 1969 2000 "clearline"]
+ Line[77224 33908 77224 40964 1969 2000 "clearline"]
+ Line[77224 40964 73696 44492 1969 2000 "clearline"]
+ Line[73696 44492 73696 47432 1969 2000 "clearline"]
+ Line[73892 55913 75211 55913 1969 2000 "clearline"]
+ Line[75211 55913 81536 49588 1969 2000 "clearline"]
+ Line[73108 52370 73854 52370 1969 2000 "clearline"]
+ Line[73854 52370 77616 48608 1969 2000 "clearline"]
+ Line[77616 48608 77616 45080 1969 2000 "clearline"]
+ Line[79674 43022 79968 42728 1969 2000 "clearline"]
+ Line[77616 45080 80262 42434 1969 2000 "clearline"]
+ Line[80262 42434 80262 37670 1969 2000 "clearline"]
+ Line[80262 37670 81310 36622 1969 2000 "clearline"]
+ Line[81310 36622 82546 36622 1969 2000 "clearline"]
+ Line[82546 36622 82546 36622 1969 2000 "clearline"]
+ Line[682467 40550 86654 40550 1969 2000 "clearline"]
+ Line[73696 47236 72324 48608 1969 2000 "clearline"]
+ Line[72324 48608 38775 48608 1969 2000 "clearline"]
+ Line[38775 48608 37599 47432 1969 2000 "clearline"]
+ Line[682467 24803 78938 24811 1969 2000 "clearline"]
+ Line[97216 20874 75852 20874 3150 2000 "clearline"]
+ Line[75852 20874 75852 20874 3150 2000 "clearline"]
+ Line[97412 24811 77028 24811 3150 2000 "clearline"]
+ Line[77028 24811 77028 24811 3150 2000 "clearline"]
+ Line[97608 28748 77812 28748 3150 2000 "clearline"]
+ Line[77812 28748 77812 28748 3150 2000 "clearline"]
+ Line[97608 32682 79380 32682 3150 2000 "clearline"]
+ Line[79380 32682 79380 32682 3150 2000 "clearline"]
+ Line[97608 36622 82124 36622 3150 2000 "clearline"]
+ Line[82124 36622 82124 36622 3150 2000 "clearline"]
+ Line[97608 40550 87612 40550 3150 2000 "clearline"]
+ Line[87416 40550 87242 40550 3150 2000 "clearline"]
+ Line[87220 40550 87220 40572 3150 2000 "clearline"]
+ Line[86654 41138 82516 45276 3150 2000 "clearline"]
+ Line[82516 45276 81928 45864 1969 2000 "clearline"]
+ Line[81928 45864 81928 49196 1969 2000 "clearline"]
+ Line[81340 49784 81928 49196 1969 2000 "clearline"]
+)
+Layer(2 "solder")
+(
+)
+Layer(3 "border")
+(
+ Line[25000 12992 84053 12992 787 1200 "clearline"]
+ Line[690341 16929 87990 16929 787 1200 "clearline"]
+ Line[690341 16929 690341 44487 787 1200 "clearline"]
+ Line[690341 44487 87990 44487 787 1200 "clearline"]
+ Line[84053 48424 84053 50393 787 1200 "clearline"]
+ Line[84053 50393 74211 60235 787 1200 "clearline"]
+ Line[74211 60235 25000 60235 787 1200 "clearline"]
+ Line[25000 60235 25000 12992 787 1200 "clearline"]
+ Arc[87990 12992 3937 3937 787 1200 0 90 "clearline"]
+ Arc[87990 48424 3937 3937 787 1200 270 90 "clearline"]
+)
+Layer(4 "silk")
+(
+)
+Layer(5 "silk")
+(
+)
diff --git a/hardware/microSIM/mini-UICC.stiffener.gbr b/hardware/microSIM/mini-UICC.stiffener.gbr
new file mode 100644
index 0000000..b08115d
--- /dev/null
+++ b/hardware/microSIM/mini-UICC.stiffener.gbr
@@ -0,0 +1,27 @@
+G04 start of page 7 for group -4079 idx -4079 *
+G04 Title: (unknown), topsilk *
+G04 Creator: pcb 20110918 *
+G04 CreationDate: Fri 16 Mar 2012 04:56:39 PM GMT UTC *
+G04 For: kevredon *
+G04 Format: Gerber/RS-274X *
+G04 PCB-Dimensions: 787402 500000 *
+G04 PCB-Coordinate-Origin: lower left *
+%MOIN*%
+%FSLAX25Y25*%
+%LNTOPSILK*%
+%ADD33C,0.0079*%
+%ADD32C,0.0079*%
+G54D32*X74212Y439756D02*X25000D01*
+X84055Y449599D02*X74212Y439756D01*
+X84055Y487000D02*Y449599D01*
+X25000Y439756D02*Y486992D01*
+Y487000D02*X84055D01*
+G54D33*X658846Y483069D02*X690338D01*
+X690341Y483071D01*
+Y455511D01*
+X690342Y455510D01*
+X674596D01*
+X658845Y455513D01*
+X674593Y483067D02*X674591Y483069D01*
+X658845Y455513D02*Y483067D01*
+M02*
diff --git a/hardware/microSIM/mini-UICC.top.gbr b/hardware/microSIM/mini-UICC.top.gbr
new file mode 100644
index 0000000..391d603
--- /dev/null
+++ b/hardware/microSIM/mini-UICC.top.gbr
@@ -0,0 +1,95 @@
+G04 start of page 2 for group 0 idx 0 *
+G04 Title: (unknown), component *
+G04 Creator: pcb-gtk 20110918 *
+G04 CreationDate: Mi 12 Jun 2013 16:26:30 GMT UTC *
+G04 For: laforge *
+G04 Format: Gerber/RS-274X *
+G04 PCB-Dimensions: 787402 500000 *
+G04 PCB-Coordinate-Origin: lower left *
+%MOIN*%
+%FSLAX25Y25*%
+%LNTOP*%
+%ADD14R,0.0866X0.0866*%
+%ADD13R,0.0354X0.0354*%
+%ADD12C,0.0315*%
+%ADD11C,0.0197*%
+G54D11*X30907Y478339D02*X38387D01*
+X81536Y467318D02*X78450D01*
+G54D12*X79380D03*
+G54D11*X78450D02*X77224Y466092D01*
+X68494Y479126D02*X67116D01*
+X66337Y478347D01*
+X84672Y479126D02*X81634D01*
+X78890D02*X88984D01*
+G54D12*X97216D02*X75852D01*
+D03*
+X77028Y475189D03*
+X77812Y471252D03*
+G54D11*X36025Y447630D02*X30907Y452748D01*
+X35237Y444087D02*X27757Y451567D01*
+X38775Y451392D02*X37599Y452568D01*
+Y452748D02*Y458260D01*
+X30907Y452748D02*Y466528D01*
+X32481Y468103D01*
+X37993D01*
+X27757Y451567D02*Y475189D01*
+X30907Y478339D01*
+X78907Y475189D02*X76129D01*
+X72324Y471384D01*
+X69216D01*
+X66336Y468505D01*
+X80948Y471252D02*X76896D01*
+X73892Y468248D01*
+Y444087D02*X75211D01*
+X73108Y447630D02*X73854D01*
+X73819Y444087D02*X35237D01*
+X73032Y447630D02*X36025D01*
+X73696Y452764D02*X72324Y451392D01*
+X38775D01*
+X682467Y471260D02*X81300Y471252D01*
+X682467Y463387D02*X82087Y463378D01*
+X682469Y467315D02*X81696Y467318D01*
+X81310Y463378D02*X82546D01*
+D03*
+G54D12*X97608Y467318D02*X79380D01*
+G54D11*X682467Y459450D02*X86654D01*
+X682467Y475197D02*X78938Y475189D01*
+X682467Y479134D02*X68308Y479126D01*
+G54D12*X97412Y475189D02*X77028D01*
+X97608Y471252D02*X77812D01*
+X97608Y463378D02*X82124D01*
+D03*
+X97608Y459450D02*X87612D01*
+X87416D02*X87242D01*
+X87220D02*Y459428D01*
+G54D11*X73892Y468248D02*Y460604D01*
+X77224Y466092D02*Y459036D01*
+X73892Y460604D02*X72128Y458840D01*
+X66514D01*
+X66336Y458663D01*
+X77224Y459036D02*X73696Y455508D01*
+Y452568D01*
+X75211Y444087D02*X81536Y450412D01*
+X73854Y447630D02*X77616Y451392D01*
+Y454920D01*
+X79674Y456978D02*X79968Y457272D01*
+X77616Y454920D02*X80262Y457566D01*
+X82516Y454724D02*X81928Y454136D01*
+Y450804D01*
+X81340Y450216D02*X81928Y450804D01*
+X80262Y457566D02*Y462330D01*
+X81310Y463378D01*
+G54D12*X86654Y458862D02*X82516Y454724D01*
+G54D13*X676365Y479134D02*X688569D01*
+G54D14*X65549Y458663D02*X67124D01*
+X65549Y468505D02*X67124D01*
+X65549Y478347D02*X67124D01*
+X37597Y458663D02*X39172D01*
+X37597Y468505D02*X39172D01*
+X37597Y478347D02*X39172D01*
+G54D13*X676365Y475197D02*X688569D01*
+X676365Y471260D02*X688569D01*
+X676365Y467324D02*X688569D01*
+X676365Y463387D02*X688569D01*
+X676365Y459450D02*X688569D01*
+M02*
diff --git a/hardware/microSIM/mini-UICC.topmask.gbr b/hardware/microSIM/mini-UICC.topmask.gbr
new file mode 100644
index 0000000..08c77d8
--- /dev/null
+++ b/hardware/microSIM/mini-UICC.topmask.gbr
@@ -0,0 +1,26 @@
+G04 start of page 4 for group -4063 idx -4063 *
+G04 Title: (unknown), componentmask *
+G04 Creator: pcb-gtk 20110918 *
+G04 CreationDate: Mi 12 Jun 2013 16:26:30 GMT UTC *
+G04 For: laforge *
+G04 Format: Gerber/RS-274X *
+G04 PCB-Dimensions: 787402 500000 *
+G04 PCB-Coordinate-Origin: lower left *
+%MOIN*%
+%FSLAX25Y25*%
+%LNTOPMASK*%
+%ADD17R,0.1066X0.1066*%
+%ADD16R,0.0433X0.0433*%
+G54D16*X676365Y479134D02*X688569D01*
+G54D17*X65549Y458663D02*X67124D01*
+X65549Y468505D02*X67124D01*
+X65549Y478347D02*X67124D01*
+X37597Y458663D02*X39172D01*
+X37597Y468505D02*X39172D01*
+X37597Y478347D02*X39172D01*
+G54D16*X676365Y475197D02*X688569D01*
+X676365Y471260D02*X688569D01*
+X676365Y467324D02*X688569D01*
+X676365Y463387D02*X688569D01*
+X676365Y459450D02*X688569D01*
+M02*