aboutsummaryrefslogtreecommitdiffstats
path: root/pySim
diff options
context:
space:
mode:
authorSupreeth Herle <herlesupreeth@gmail.com>2019-12-23 12:23:42 +0100
committerVadim Yanitskiy <axilirator@gmail.com>2020-02-15 03:26:49 +0700
commitc8796a318446eea561ca8830dc54ae5caaccee52 (patch)
treec5c862e20289cd90159c573d3a61153709d0ce77 /pySim
parent2d7859759e66710cfacf3eb446b359788558b0fe (diff)
cards/sysmoUSIM-SJS1: support programming of ACC bits
Diffstat (limited to 'pySim')
-rw-r--r--pySim/cards.py3
1 files changed, 3 insertions, 0 deletions
diff --git a/pySim/cards.py b/pySim/cards.py
index 1552ff1..bc1ebf7 100644
--- a/pySim/cards.py
+++ b/pySim/cards.py
@@ -617,6 +617,9 @@ class SysmoUSIMSJS1(Card):
content = enc_spn(p['name'], True, True)
data, sw = self._scc.update_binary('6F46', rpad(content, 32))
+ if p.get('acc') is not None:
+ self.update_acc(p['acc'])
+
# write EF.IMSI
data, sw = self._scc.update_binary('6f07', enc_imsi(p['imsi']))