summaryrefslogtreecommitdiffstats
path: root/src
AgeCommit message (Expand)AuthorFilesLines
2017-11-19host/trxcon: get rid of useless TRX_EVENT_RESET_INDVadim Yanitskiy3-7/+2
2017-11-19host/trxcon: don't flush trx control messages on resetVadim Yanitskiy2-2/+1
2017-11-19host/trxcon: get rid of useless trxcon fsm eventsVadim Yanitskiy4-16/+4
2017-11-19host/trxcon/l1ctl.c: reset FBSB expire timer on shutdownVadim Yanitskiy4-1/+22
2017-11-19host/trxcon/l1ctl.c: handle L1CTL_PARAM_REQVadim Yanitskiy2-0/+22
2017-11-19fake_trx: don't send clock indications to mobile stationsVadim Yanitskiy1-5/+2
2017-11-19host/trxcon/trx_if.c: get rid of CLCK interfaceVadim Yanitskiy2-60/+4
2017-11-19host/trxcon: split sched_lchan_handlers.cVadim Yanitskiy4-152/+248
2017-11-19host/trxcon: share trxcon fsm and talloc ctx via trxcon.hVadim Yanitskiy6-13/+3
2017-11-19host/trxcon/scheduler: add a reference to GSM 05.02Vadim Yanitskiy1-1/+4
2017-11-19host/trxcon/scheduler: confirm xCCH data sendingVadim Yanitskiy3-11/+37
2017-11-19host/trxcon/scheduler: implement TSC selectionVadim Yanitskiy3-5/+44
2017-11-19fake_trx: fix compatibility with Python 3Vadim Yanitskiy4-5/+8
2017-11-19host/trxcon/l1ctl.c: handle L1CTL_DATA_REQVadim Yanitskiy1-0/+68
2017-11-19host/trxcon/scheduler: implement xCCH TX capabilityVadim Yanitskiy3-1/+95
2017-11-19host/trxcon/l1ctl.c: handle L1CTL_DM_{EST,REL}_REQVadim Yanitskiy4-0/+144
2017-11-19host/trxcon/scheduler: fix TS index in sched_trx_configure_ts()Vadim Yanitskiy1-0/+3
2017-11-19host/trxcon/l1ctl.c: implement FBSB expire timerVadim Yanitskiy2-0/+48
2017-11-19host/trxcon/l1ctl.c: fix L1CTL_RACH_{REQ,CONF} handlingVadim Yanitskiy3-11/+18
2017-11-19host/trxcon/l1ctl.c: fix incomplete msg in l1ctl_tx_fbsb_conf()Vadim Yanitskiy3-6/+38
2017-11-19fake_trx: implement simple freq. filterVadim Yanitskiy4-0/+26
2017-11-19host/trxcon/scheduler: notify transceiver about TS stateVadim Yanitskiy1-0/+10
2017-11-19fake_trx: handle SETSLOT command from BBVadim Yanitskiy3-2/+28
2017-11-19host/trxcon/l1ctl.c: handle L1CTL_PM_REQ correctlyVadim Yanitskiy1-13/+3
2017-11-19fake_trx: implement power measurement emulationVadim Yanitskiy4-0/+88
2017-11-19fake_trx/ctrl_if.py: allow adding custom params to responseVadim Yanitskiy1-2/+11
2017-11-19fake_trx/ctrl_cmd.py: print response to stdoutVadim Yanitskiy1-1/+6
2017-11-19fake_trx: fix copy-paste errorVadim Yanitskiy2-2/+2
2017-11-19host/trxcon/trx_if.c: add power measurement commandVadim Yanitskiy2-0/+68
2017-11-19host/trxcon/trx_if.c: simplify response matchingVadim Yanitskiy1-1/+1
2017-11-19host/trxcon/scheduler: confirm successful RACH requestsVadim Yanitskiy1-0/+3
2017-11-19host/trxcon/l1ctl.c: handle L1CTL_RACH_REQVadim Yanitskiy2-0/+65
2017-11-19host/trxcon/scheduler: implement RACH handlerVadim Yanitskiy2-1/+60
2017-11-19host/trxcon/scheduler: implement TX queue handlingVadim Yanitskiy2-1/+43
2017-11-19host/trxcon/scheduler: store BSIC in trx_instanceVadim Yanitskiy2-1/+6
2017-11-19host/trxcon/scheduler: modify trx_lchan_tx_func definitionVadim Yanitskiy1-1/+1
2017-11-19host/trxcon/trx_if.c: expose the trx_if_tx_burst()Vadim Yanitskiy1-0/+3
2017-11-19host/trxcon/trx_if.c: use proper names for burst handlersVadim Yanitskiy1-3/+3
2017-11-19host/trxcon/trx_if.c: fix compatibility with OsmoTRXVadim Yanitskiy1-1/+2
2017-11-19fake_trx/burst_fwd.py: append two unused bytes at the endVadim Yanitskiy1-0/+3
2017-11-19target/fake_trx: initial release of virtual transceiverVadim Yanitskiy10-0/+789
2017-11-19host/trxcon: reset scheduler when L1CTL is lostVadim Yanitskiy1-0/+3
2017-11-19host/trxcon/scheduler: drop resolved FIXME labelVadim Yanitskiy1-1/+1
2017-11-19host/trxcon/l1ctl.c: implement L1CTL_CCCH_MODE_{REQ/CONF}Vadim Yanitskiy2-0/+47
2017-11-19host/trxcon/l1ctl.c: implement L1CTL_FBSB_CONFVadim Yanitskiy5-1/+37
2017-11-19host/trxcon/scheduler: fix channel deactivationVadim Yanitskiy1-2/+2
2017-11-19host/trxcon: send L1CTL_DATA_IND directly from lchan handlerVadim Yanitskiy4-8/+5
2017-11-19host/trxcon: handle L1CTL_RESET_REQ inside l1ctl.cVadim Yanitskiy3-13/+20
2017-11-19host/trxcon: handle L1CTL_FBSB_REQ inside l1ctl.cVadim Yanitskiy3-43/+19
2017-11-19host/trxcon: bind L1CTL link with TRX and vice versaVadim Yanitskiy3-0/+16
generated by cgit v1.2.3 (git 2.25.1) at 2024-04-16 06:18:49 +0000