summaryrefslogtreecommitdiffstats
path: root/src/host/trxcon
AgeCommit message (Expand)AuthorFilesLines
2018-08-14trxcon/sched_trx.h: add missing parentheses to PRIM_IS_*Vadim Yanitskiy1-2/+2
2018-07-28trxcon: make both Valgrind and trxcon happyVadim Yanitskiy1-0/+5
2018-07-24trxcon/scheduler: fix: check primitive len before encodingVadim Yanitskiy3-3/+29
2018-07-16trxcon: fix tail bits at the front of Access burstPiotr Krysik1-1/+10
2018-04-15trxcon: Prefix SACCH fill frame with L1 headerHarald Welte1-2/+12
2018-04-09host/trxcon: track talloc NULL contexts by defaultVadim Yanitskiy1-0/+3
2018-04-09host/trxcon: don't free root talloc contextVadim Yanitskiy1-2/+7
2018-04-09host/trxcon: use osmo_init_logging2()Vadim Yanitskiy1-1/+2
2018-04-04trxcon/l1ctl.c: hexdump content of unhandled messagesPau Espin Pedrol1-1/+2
2018-04-02trxcon: Respect the tch_mode field of DM_EST_REQHarald Welte3-7/+8
2018-03-22trxcon/scheduler: add CHAN_IS_SACCH macroVadim Yanitskiy1-0/+3
2018-03-22trxcon/scheduler: share lchan link identifiersVadim Yanitskiy2-41/+41
2018-03-22trxcon/sched_prim.c: fix: correct the first padding byteVadim Yanitskiy1-8/+9
2018-03-11trxcon/sched_lchan_tchf.c: always send traffic indicationsVadim Yanitskiy1-17/+29
2018-03-11trxcon/sched_lchan_xcch.c: always send data indicationsVadim Yanitskiy1-6/+9
2018-03-11trxcon/scheduler: enforce lchan handlers to set message typeVadim Yanitskiy4-21/+18
2018-03-11trxcon/sched_lchan_common.c: use static memory allocationVadim Yanitskiy1-28/+19
2018-03-11trxcon: clean up DATA / TRAFFIC indication APIVadim Yanitskiy3-27/+23
2018-03-11trxcon: clean up DATA / TRAFFIC confirmation APIVadim Yanitskiy3-16/+12
2018-03-11trxcon/l1ctl.c: combine both DATA and TRAFFIC REQ handlersVadim Yanitskiy1-44/+16
2018-03-11trxcon/l1ctl_link.c: allocate msgb after its length is readVadim Yanitskiy1-10/+8
2018-03-11trxcon: clarify L1CTL message length fieldVadim Yanitskiy3-5/+19
2018-03-11trxcon: use meaningful names for L1CTL messagesVadim Yanitskiy2-2/+2
2018-03-11trxcon/scheduler: transmit dummy frames on CBTX lchansVadim Yanitskiy4-0/+118
2018-03-11trxcon/scheduler: introduce a new CBTX lchan flagVadim Yanitskiy2-30/+32
2018-03-11trxcon/sched_trx.h: clarify lchan flags meaningVadim Yanitskiy1-1/+3
2018-03-11trxcon/sched_trx.c: fix: omit inactive logical channelsVadim Yanitskiy1-0/+4
2018-03-11trxcon/sched_trx.c: fix: properly deallocate lchansVadim Yanitskiy1-2/+4
2018-03-11trxcon/configure.ac: add --enable-sanitize optionVadim Yanitskiy1-0/+11
2018-03-02host/trxcon: use integer math for ToA (Timing of Arrival)Vadim Yanitskiy7-21/+23
2018-03-01trxcon: Fix '-i' to specify the "TRX IP address"Harald Welte3-35/+15
2018-02-28trxcon: Define event names for osmo_fsm'sHarald Welte3-0/+19
2018-02-23trxcon|fake_trx: change default TRX port number to 6700Harald Welte1-2/+2
2018-01-05trxcon/scheduler: use TCH frame length defs from libosmocodecVadim Yanitskiy2-5/+2
2018-01-05trxcon/scheduler: drop meaningless TODO commentVadim Yanitskiy1-1/+0
2018-01-05trxcon/scheduler: use linuxlist API for lchan managementVadim Yanitskiy3-58/+67
2018-01-05trxcon/scheduler: deactivate lchans when resetting / deleting TSVadim Yanitskiy1-0/+9
2018-01-05trxcon/scheduler: reset lchan state after deactivationVadim Yanitskiy1-13/+45
2018-01-05trxcon/scheduler: share chan / prim identification helpersVadim Yanitskiy2-9/+9
2018-01-04trxcon/scheduler: FIX: return NULL from TCH dequeue functionVadim Yanitskiy1-6/+6
2017-12-18trxcon/scheduler: implement A5/X ciphering supportVadim Yanitskiy3-3/+125
2017-12-18trxcon/scheduler: preprocess UL bursts before sendingVadim Yanitskiy5-12/+27
2017-12-18trxcon/scheduler: prioritize FACCH correctlyVadim Yanitskiy1-35/+43
2017-12-18trxcon/scheduler: move prim management outside lchan handlersVadim Yanitskiy7-79/+118
2017-12-18trxcon/scheduler: separate primitive management codeVadim Yanitskiy7-141/+214
2017-12-18trxcon/scheduler: BUGFIX: distinguish between SACCH and FACCHVadim Yanitskiy1-3/+6
2017-12-16host/trxcon/scheduler: always print error messagesVadim Yanitskiy3-5/+5
2017-12-16host/trxcon/scheduler: inform L2&3 about decoding errorsVadim Yanitskiy4-10/+21
2017-12-16host/trxcon/scheduler: add initial TCH/F channel supportVadim Yanitskiy5-2/+386
2017-12-16host/trxcon/l1ctl.c: handle L1CTL_TRAFFIC_REQVadim Yanitskiy1-0/+40