summaryrefslogtreecommitdiffstats
AgeCommit message (Expand)AuthorFilesLines
2018-08-21sfp-{breakout,experimenter}: Commit GERBER exportssfp-v1Harald Welte28-0/+77913
2018-08-21sfp: Use minimum clearance of 0.25mm as 0.15mm is needlessly tight in this boardHarald Welte2-12/+12
2018-08-17sfp: remove unneeded layer in brd + schMartin Schramm3-165/+0
2018-08-17sfp: add LOS, TX_FAULT LEDs + add more supply pinheader on both PCBsMartin Schramm4-1152/+9484
2018-08-17spf: revise both SFP designs (OSM#3313/OSM#3314)Martin Schramm4-2394/+4653
2018-06-19sfp: commit simple SFP breakout (OSM#3313)Martin Schramm2-0/+13258
2018-06-19sfp: add license to schMartin Schramm1-0/+8
2018-06-19sfp: commit first proposal for PCB w/ LVDS xcvr (adresses OSM#3314)Martin Schramm2-0/+13713
2018-06-08sfp: add Eagle libs for SN65LVDS1 and SN65LVDT2 (single line LVDS rcv/drv)Martin Schramm2-0/+455
2018-06-07sfp: add Eagle lib for SN65LVDS180 LVDS diff line xcvrMartin Schramm1-0/+263
2018-06-06sfp.lbr: review tnt's SFP lib, refineMartin Schramm1-0/+483
2018-05-18mv-uart.brd: add signal names of JP2,JP3,JP5 in bottom silk screenMartin Schramm1-102/+76
2017-07-22mv-uart: annotate individual pins in brd and generate mv-uart-pinout.pdfHarald Welte2-0/+19
2017-05-24mpcie-breakout: add v3 picturesHarald Welte5-0/+0
2017-05-07e1-tap: Add BOM attributesHarald Welte2-21/+258
2017-05-07import e1-tap design filesHarald Welte16-0/+9085
2017-04-04mpcie-breakout: update schematics + placement PDF with v3Harald Welte2-0/+0
2017-04-04mpcie-breakout: update .mnt/.mnb files with v3 pcbHarald Welte2-10/+13
2017-03-25mpcie-breakout: move PCB specs to pcb subdirectory where they belongHarald Welte2-0/+0
2017-03-25import PCB and stencil specs for v3Harald Welte2-0/+0
2017-03-23mpcie-breakout: update BOMHarald Welte1-33/+67
2017-03-23mpcie-breakout: Restore link for M1 (mPCIe mounting clamp)Harald Welte1-5/+1
2017-03-23mpcie-breakout: Change to vertical SMA jacksHarald Welte2-26/+31
2017-03-23mpcie-breakout: rounding of padsHarald Welte1-3/+3
2017-03-23mpcie-breakout: DRC changesHarald Welte1-3/+17
2017-03-23mpcie-breakout: disable tPlace layerHarald Welte1-1/+1
2017-03-23mpcie-breakout: USB_VBUS second parallel via to reduce impedanceHarald Welte1-0/+4
2017-03-23mpcie-breakout: Digikey part numbers for U.FL and SMAHarald Welte2-17/+198
2017-03-23mcie-breakout: Align bLabels, more vias, cosmeticsHarald Welte2-28/+129
2017-03-23mpcie-breakout: Add third U.FL-SMA groupHarald Welte2-24/+75
2017-03-23mpcie-breakout: Enlarge to 70x70mm, add SMA, U.FL and Mounting HolesHarald Welte2-232/+589
2016-12-05mv-uart: Fix 'board doesn't enumerate if JP4 is closed" issueHarald Welte3-82/+22
2016-11-25add PCBA photographsHarald Welte4-0/+0
2016-10-28mpcie-breakoud: Add pdf renderings of schematicsmv_uart-v1mpcie_breakout-v2Harald Welte2-0/+0
2016-10-28add mnb/mt files for mv-uart and mpcie-breakoutHarald Welte3-0/+66
2016-10-28mpcie-breakout: mark C4 as POPULATED=FALSEHarald Welte3-6/+10
2016-10-28mv-uart: Add schematics + placement as PDFHarald Welte2-0/+0
2016-10-28mv-uart: Add digikey attributes for various 2.54mm hedaersHarald Welte3-61/+79
2016-10-28add PCB panel images for mv-uart and mpcie-breakoutHarald Welte2-0/+0
2016-10-27mpcie-breakout: Change '1' marker of JP4 and avoid silk-screen overlapHarald Welte1-2/+5
2016-10-27mpcie-breakout: fix DRC violations (clearance)Harald Welte1-25/+28
2016-10-27mpcie-breakout: Add series LED for LED_WWANHarald Welte2-18/+63
2016-10-27mpcie-breakout: Fix R4 (0603, not 0201 part)Harald Welte3-16/+16
2016-10-27mpcie-breakout: change 100uF caps from 1210 to 1206, reducing heightHarald Welte3-165/+262
2016-10-27mv-uart: Use SP6T flash *without* OFF positionHarald Welte3-11/+11
2016-10-10mpci-breakout: Add BOM attributes + export BOMHarald Welte3-201/+598
2016-10-10add .gitignoreHarald Welte1-0/+5
2016-10-10Complete BOM attributes + export BOMHarald Welte4-384/+838
2016-10-09mpcie-breakout: Beautify schematicsHarald Welte1-707/+725
2016-10-09mv-uart: Add PDF renderingsHarald Welte2-0/+0