aboutsummaryrefslogtreecommitdiffstats
AgeCommit message (Expand)AuthorFilesLines
2017-03-17add README.mdHEADmasterHarald Welte1-0/+47
2012-08-23jtag confg: use only 100kHz JTAG clock rateHarald Welte1-1/+1
2012-08-21add lots of unfinished code for TPDU parsing / APDU dispatchingHarald Welte5-0/+384
2012-08-20use 'volatile' also for 7816 slave controllerHarald Welte1-2/+2
2012-08-20use 'volatile' to avoid unwanted compiler optimizationHarald Welte4-6/+9
2012-08-20UART: change baudrate back to 115200bpsHarald Welte1-2/+2
2012-08-20Makefile: use _ramonly and build raw binary imageHarald Welte1-2/+14
2012-08-20SPI UART: use 9600 bps for nowHarald Welte1-2/+2
2012-08-20iso7816: add #defines for readl/writelHarald Welte1-1/+8
2012-08-20main: just print characters on the SPI UART (at least try to)Harald Welte1-0/+26
2012-08-20SPI: it seems there is an undocumented bit that needs to be set...Harald Welte1-1/+3
2012-08-19add OpenOCD driver for the CC32RS512 flash controller + openocd.cfgHarald Welte2-0/+400
2012-08-19UART: add getchar() function, use SPI nCS and make it compile...Harald Welte2-8/+42
2012-08-19Add nCS function to SPI driver and properly initialize GPIOs for SPI modeHarald Welte3-0/+26
2012-08-19Add new CC32 GPIO functionsHarald Welte2-0/+113
2012-08-19move CC32 register declarations into new (internal) cc32_regs.hHarald Welte2-23/+42
2012-08-19add linker script for linking code to RAM onlyHarald Welte1-0/+126
2012-04-26add .gitignoreHarald Welte1-0/+4
2012-04-26add unfinished UART driverHarald Welte1-0/+88
2012-04-26enable SPI clockHarald Welte3-1/+42
2012-04-15build spi driverHarald Welte1-1/+1
2012-04-15add minimalistic CC32 SPI driverHarald Welte2-0/+88
2012-03-05initial import of early start of a cc32rs512 COS projectHarald Welte11-0/+752